

## 5000 PIXELS CCD LINEAR IMAGE SENSOR

The  $\mu$ PD3739 is a CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal.

The  $\mu$ PD3739 is a 2-output type CCD sensor with 2 rows of high-speed charge transfer register, which transfers the photo signal electrons of 5000 pixels separately in odd and even pixels. It is developed as the higher sensitivity version of the previous device, the  $\mu$ PD35H71A. It is suitable for 400 dpi/A3 high-speed digital copiers, OCRs and high-end business facsimiles.

## FEATURES

- Valid photocell : 5000 pixels
- Photocell's pitch : 7  $\mu$ m
- High sensitivity : 9.0 V/lx-s TYP. (Light source: Daylight color fluorescent lamp)
- Low image lag : 1 % MAX.
- Peak response wavelength : 550 nm (green)
- Resolution : 16 dot/mm (400 dpi) A3 (297  $\times$  420 mm) size (shorter side)
- Data rate : 40 MHz MAX. (20 MHz/1 output)
- Output type : 2 outputs out of phase (2 outputs in phase also supported)
- Power supply : +12 V
- Drive clock level : CMOS output under 5 V operation
- On-chip circuit : Automatic  $\phi$ R level adjuster
- Pin assign : Functional compatible with the  $\mu$ PD35H71A

## ORDERING INFORMATION

Part Number	Package
$\mu$ PD3739D	CCD linear image sensor 22-pin ceramic DIP (CERDIP) (400 mil)


The information in this document is subject to change without notice.

COMPARISON CHART

Item		μPD3739	μPD35H71A	
PIN CONFIGURATION	Pin 1	GND	DGND	
	Pin 2	NC	TEST	
	Pin 4	NC	V <sub>DD</sub>	
	Pin 11	NC	V <sub>SUB</sub>	
	Pin 21	NC	AGND	
	Pin 22	NC	DGND	
RECOMMENDED OPERATING CONDITIONS	Capacitance of reset gate clock pin external capacitor (pF)	1000 ± 20 %	Unspecified	
	Data rate MIN. (MHz)	0.5	Unspecified	
ELECTRICAL CHARACTERISTICS	Saturation exposure TYP. (lx·s)		0.17	0.29
	Photo response non-uniformity (%)	TYP.	4	±5
		MAX.	10	±10
	Average dark signal TYP. (mV)		0.3	1.0
	Dark signal non-uniformity (mV)	MIN.	0	-3
		TYP.	4	-1, +3
		MAX.	6	+6
	Power consumption MAX. (mW)		400	Unspecified
	Response (V/lx·s)	MIN.	7.2	4.15
		TYP.	9.0	5.2
		MAX.	10.8	6.25
	Offset level TYP. (V)		3.5	3.0
Shift register clock pin capacitance (pF) <sup>Note</sup>	MIN.	250	400	
	TYP.	350	500	
	MAX.	500	800	
Dynamic range TYP. (times)	DR1	375	500	
	DR2	2143	Undefined	
Reset feed-through noise (mV)	MIN.	0	Unspecified	
	TYP.	400	250	
	MAX.	600	500	
Random noise TYP. (mV)		0.7	Undefined	
TIMING CHART		In phase outputs operating timing is added	Out of phase outputs operation only	
DEFINITIONS OF CHARACTERISTICS ITEMS	Photo response non-uniformity	Absolute value	Minus and plus value	
	Dark signal non-uniformity	Absolute value	Minus and plus value	
	Random noise	Standard deviation of signal level distribution by scan	Undefined	
RECOMMENDED SOLDERING CONDITIONS		Wave soldering is deleted	—	


**Note** Due to the changing of measurement conditions, and pin capacitance of each devices is almost the same.  
 (μPD3739: Power supply = 12 V, μPD35H71A: Power supply = 0 V)

BLOCK DIAGRAM




**PIN CONFIGURATION (Top View)**

CCD linear image sensor 22-pin ceramic DIP (CERDIP) (400 mil)



**PHOTOCELL STRUCTURE DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25 °C)**

Parameter	Symbol	Ratings	Unit
Output drain voltage	V <sub>OD</sub>	-0.3 to +15	V
Shift register clock voltage	V <sub>φ1</sub> , V <sub>φ2</sub>	-0.3 to +15	V
Reset gate clock voltage	V <sub>φR1</sub> , V <sub>φR2</sub>	-0.3 to +15	V
Transfer gate clock voltage	V <sub>φTG</sub>	-0.3 to +15	V
Operating ambient temperature	T <sub>A</sub>	-25 to +55	°C
Storage temperature	T <sub>stg</sub>	-40 to +100	°C

**Caution** Exposure to **ABSOLUTE MAXIMUM RATINGS** for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently.

**RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = -25 to +55 °C)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output drain voltage	V <sub>OD</sub>		11.4	12.0	12.6	V
Shift register clock high level	V <sub>φ1H</sub> , V <sub>φ2H</sub>		4.5	5.0	5.5	V
Shift register clock low level	V <sub>φ1L</sub> , V <sub>φ2L</sub>		-0.3	0	+0.5	V
Reset gate clock high level	V <sub>φR1H</sub> , V <sub>φR2H</sub>	<b>Note</b>	4.5	5.0	5.5	V
Reset gate clock low level	V <sub>φR1L</sub> , V <sub>φR2L</sub>	<b>Note</b>	-0.3	0	+0.5	V
Capacitance of reset gate clock pin external capacitor	C <sub>EXTφR</sub>	Non-polar type	800	1000	1200	pF
Transfer gate clock high level	V <sub>φTGH</sub>		4.5	5.0	5.5	V
Transfer gate clock low level	V <sub>φTGL</sub>		-0.3	0	+0.5	V
Data rate	2f <sub>φR1</sub> , 2f <sub>φR2</sub>		0.5	2	40	MHz

**Note** Input the reset gate clocks 1 and 2 (φR1, φR2) to pins 5 and 18, respectively, via an input resistor and a capacitor. Use of a capacitor is indispensable. Refer to **APPLICATION CIRCUIT EXAMPLE** for the connection method. The reset gate clock high level and low level at the IC pins (after passing through the external capacitor) varies according to the IC, due to the on-chip automatic φR level adjuster. The recommended operating conditions of reset gate clocks 1, 2 (φR1, φR2) in the table above are for signals applied to the external capacitor.

**Remark** φ1 in the above tables represents φ11, φ12 and φ1L2. φ2 represents φ21, φ22 and φ2L1.

**ELECTRICAL CHARACTERISTICS**

(  $T_A = +25\text{ }^\circ\text{C}$ ,  $V_{OD} = 12\text{ V}$ ,  $f_{\phi 1} = 1\text{ MHz}$ , data rate = 2 MHz, storage time = 10 ms  
 light source: 3200 K halogen lamp + C-500S (infrared cut filter, t = 1 mm), input signal clock = 5  $V_{p-p}$  )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Saturation voltage	$V_{sat}$		1.0	1.5		V
Saturation exposure	SE	Daylight color fluorescent lamp		0.17		lx•s
Photo response non-uniformity	PRNU	$V_{OUT} = 500\text{ mV}$		4	10	%
Average dark signal	ADS	Light shielding		0.3	3.0	mV
Dark signal non-uniformity	DSNU	Light shielding	0	4.0	6.0	mV
Power consumption	$P_w$			200	400	mW
Output impedance	$Z_o$			0.2	0.5	kΩ
Response	$R_F$	Daylight color fluorescent lamp	7.2	9.0	10.8	V/lx•s
Response peak wavelength				550		nm
Image lag	IL	$V_{OUT} = 1\text{ V}$		0.3	1.0	%
Offset level <b>Note 1</b>	$V_{OS}$		2.0	3.5	5.0	V
Output fall delay time <b>Note 2</b>	$t_d$	$V_{OUT} = 1\text{ V}$		20		ns
Register imbalance	RI	$V_{OUT} = 500\text{ mV}$	0		4.0	%
Total transfer efficiency	TTE	$V_{OUT} = 500\text{ mV}$ , data rate = 40 MHz	92	98		%
Dynamic range	DR1	$V_{sat}/DSNU$		375		times
	DR2	$V_{sat}/\sigma$		2143		times
Reset feed-through noise <b>Note 1</b>	RFTN	Light shielding	0	400	600	mV
Random noise	$\sigma$	Light shielding	—	0.7	—	mV


**Notes 1.** Refer to **TIMING CHART 2, 5.**

**2.** Typical value when the respective fall times of  $\phi 1L2$  and  $\phi 2L1$  are  $t_{11}'$ ,  $t_{41}'$  and  $t_2'$ ,  $t_{32}'$  (refer to **TIMING CHART 2, 5**). Note that  $V_{OUT1}$  and  $V_{OUT2}$  are the outputs of the two steps of emitter-follower shown in **APPLICATION CIRCUIT EXAMPLE.**

INPUT PIN CAPACITANCE ( $T_A = +25\text{ }^\circ\text{C}$ ,  $V_{OD} = 12\text{ V}$ )


Parameter	Symbol	Pin name	Pin No.	MIN.	TYP.	MAX.	Unit
Shift register clock pin capacitance 1	$C_{\phi 1}$	$\phi 11$	10	250	350	500	pF
		$\phi 12$	13	250	350	500	pF
Shift register clock pin capacitance 2	$C_{\phi 2}$	$\phi 21$	9	250	350	500	pF
		$\phi 22$	14	250	350	500	pF
Last stage shift register clock pin capacitance	$C_{\phi L}$	$\phi 1L2$	17	40	50	100	pF
		$\phi 2L1$	6	40	50	100	pF
Reset gate clock pin capacitance	$C_{\phi R}$	$\phi R1$	5	8	10	15	pF
		$\phi R2$	18	8	10	15	pF
Transfer gate clock pin capacitance	$C_{\phi TG}$	$\phi TG$	12	100	150	200	pF

## TIMING CHART 1 (Out of phase operation)







TIMING CHART 2 (Out of phase operation)




**TIMING CHART 3 (Out of phase operation)**




**$\phi_{11}, \phi_{21}$  cross points**




**$\phi_{12}, \phi_{22}$  cross points**



**$\phi_{11}, \phi_{2L1}$  cross points**




**$\phi_{1L2}, \phi_{22}$  cross points**



**Remark** Adjust cross points of ( $\phi_{11}, \phi_{21}$ ), ( $\phi_{12}, \phi_{22}$ ), ( $\phi_{11}, \phi_{2L1}$ ) and ( $\phi_{1L2}, \phi_{22}$ ) with input resistance of each pin.


Symbol	MIN.	TYP.	MAX.	Unit
t1, t2, t11, t12	0	50		ns
t1', t2', t11', t12'	0	5		ns
t3, t13	15	50		ns
t4, t14	5	20		ns
t5, t6, t15, t16	0	20		ns
t7, t7', t17, t17'	25	—		ns
t21, t22	0	50		ns
t23	1000	2000	5000	ns
t24, t25	10	100		ns

**TIMING CHART 4 (In phase operation)**




**Note** Input the  $\phi_{R1}$  and  $\phi_{R2}$  pulses continuously during this period, too.


TIMING CHART 5 (In phase operation)




TIMING CHART 6 (In phase operation)




$\phi 11, \phi 21$  cross points




$\phi 12, \phi 22$  cross points



$\phi 11, \phi 2L1$  cross points



$\phi 1L2, \phi 22$  cross points



**Remark** Adjust cross points of ( $\phi 11, \phi 21$ ), ( $\phi 12, \phi 22$ ), ( $\phi 11, \phi 2L1$ ) and ( $\phi 1L2, \phi 22$ ) with input resistance of each pin.

Symbol	MIN.	TYP.	MAX.	Unit
t31, t32, t41, t42	0	50		ns
t31', t32', t41', t42'	0	5		ns
t33, t43	15	50		ns
t34, t44	5	20		ns
t35, t36, t45, t46	0	20		ns
t37, t37', t47, t47'	25	—		ns
t51, t52	0	50		ns
t53	1000	2000	5000	ns
t54, t55	10	100		ns

**DEFINITIONS OF CHARACTERISTIC ITEMS**


1. Saturation voltage:  $V_{sat}$   
Output signal voltage at which the response linearity is lost.
2. Saturation exposure: SE  
Product of intensity of illumination ( $I_x$ ) and storage time(s) when saturation of output voltage occurs.
3. Photo response non-uniformity: PRNU  
The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula.

$$PRNU (\%) = \frac{\Delta x}{\bar{x}} \times 100$$

$\Delta x$  : maximum of  $|x_j - \bar{x}|$

$$\bar{x} = \frac{\sum_{j=1}^{5000} x_j}{5000}$$

$x_j$  : Output voltage of valid pixel number  $j$



4. Average dark signal: ADS  
Average output signal voltage of all the valid pixels at light shielding. This is calculated by the following formula.

$$ADS (mV) = \frac{\sum_{j=1}^{5000} d_j}{5000}$$


$d_j$  : Dark signal of valid pixel number  $j$

5. Dark signal non-uniformity: DSNU

Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula.

$$\text{DSNU (mV): maximum of } |d_j - \text{ADS}| \text{ }_{j=1 \text{ to } 5000}$$

$d_j$ : Dark signal of valid pixel number  $j$



6. Output impedance:  $Z_o$

Impedance of the output pins viewed from outside.


7. Response: R

Output voltage divided by exposure ( $I_x \cdot s$ ).

Note that the response varies with a light source (spectral characteristic).

8. Image lag: IL

The rate between the last output voltage and the next one after read out the data of a line.



$$\text{IL (\%)} = \frac{V_1}{V_{\text{OUT}}} \times 100$$

9. Register imbalance: RI

The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels.

$$RI (\%) = \frac{\frac{2}{n} \left| \sum_{j=1}^{\frac{n}{2}} (V_{2j-1} - V_{2j}) \right|}{\frac{1}{n} \sum_{j=1}^n V_j} \times 100$$


n : Number of valid pixels  
 V<sub>j</sub> : Output voltage of each pixel

10. Random noise: σ

Random noise σ is defined as the standard deviation of a valid pixel output signal with 100 times (=100 lines) data sampling at dark (light shielding).

$$\sigma (mV) = \sqrt{\frac{\sum_{i=1}^{100} (V_i - \bar{V})^2}{100}}, \quad \bar{V} = \frac{1}{100} \sum_{i=1}^{100} V_i$$




V<sub>i</sub> : A valid pixel output signal among all of the valid pixels




This is measured by the DC level sampling of only the signal level, not by CDS (Correlated Double Sampling).




STANDARD CHARACTERISTIC CURVES (T<sub>A</sub> = +25 °C)



APPLICATION CIRCUIT EXAMPLE (Out of phase operation)




- Remarks**
1. The μPD3739 can be operated leaving pin 2 (NC) unconnected, and connecting pin 4 (NC) and pin 11 (NC) to a +12 V power supply (when replaces the μPD35H71A).
  2. It is recommended that pins 6 (φ2L1) and 17 (φ1L2) each is separately driven a driver other than that of pins 10, 13 (φ11, φ12) and pins 9, 14 (φ21, φ22).
  3. The inverters shown in the above application circuit example are the 74AC04.



PACKAGE DRAWING

CCD LINEAR IMAGE SENSOR 22PIN CERAMIC DIP(CERDIP)(400mil)

(Unit : mm)



Name	Dimensions	Refractive index
Glass cap	47.5×9.25×0.7	1.5

22D-1CCD-PKG8

**RECOMMENDED SOLDERING CONDITIONS**

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document “**SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL**” (C10535E).

**Type of Through-hole Device**

**μPD3739D: CCD linear image sensor 22-pin ceramic DIP (CERDIP) (400 mil)**

Process	Conditions
Partial heating method	Pin temperature: 260 °C or below, Heat time: 10 seconds or less (per pin).

[MEMO]

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## [MEMO]

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.