Quad Analog Switch/Quad Multiplexer

The MC14066B consists of four independent switches capable of controlling either digital or analog signals. This quad bilateral switch is useful in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

The MC14066B is designed to be pin-for-pin compatible with the MC14016B, but has much lower ON resistance. Input voltage swings as large as the full supply voltage can be controlled via each independent control input.

- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV}/\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz typical}$
- Pin-for-Pin Replacement for CD4016, CD4016, MC14016B
- For Lower R_{ON}, Use The HC4066 High–Speed CMOS Device

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 2.)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
P _D	Power Dissipation, per Package (Note 3.)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS



PDIP-14 P SUFFIX CASE 646





SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC14066BCP	PDIP-14	2000/Box
MC14066BD	SOIC-14	55/Rail
MC14066BDR2	SOIC-14	2500/Tape & Reel
MC14066BDT	TSSOP-14	96/Rail
MC14066BDTEL	TSSOP-14	2000/Tape & Reel
MC14066BDTR2	TSSOP-14	2500/Tape & Reel
MC14066BF	SOEIAJ-14	See Note 1.
MC14066BFEL	SOEIAJ-14	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.


PIN ASSIGNMENT




BLOCK DIAGRAM CONTROL 10 2 0 0UT 1 IN 10 0 0UT 2 CONTROL 2 0 3 0 0UT 2 CONTROL 3 0 9 0UT 3 IN 3 0 0 0UT 4 VDD = PIN 14 VSS = PIN 7

LOGIC DIAGRAM AND TRUTH TABLE

(1/4 OF DEVICE SHOWN)



J	Control	SWILCII	Logic Diagram Restrictions
	$0 = V_{SS}$	OFF	$V_{SS} \le V_{in} \le V_{DD}$
ĺ	1 = V _{DD}	ON	$V_{SS} \le V_{out} \le V_{DD}$



ELECTRICAL CHARACTERISTICS

				– 55°C		25°C			125°C		
Characteristic	Symbol	V_{DD}	Test Conditions	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS (Voltages R	eferen	ced to V _{EE})								
Power Supply Voltage Range	V _{DD}	_		3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\label{eq:control Inputs: Vin = VSS or VDD, Switch I/O: VSS \leq VI/O \leq VDD, and \Delta V_{\text{Switch}} \leq 500 \text{ mV} \ ^{(5.)}$	_ _ _	0.25 0.5 1.0		0.005 0.010 0.015	0.25 0.5 1.0		7.5 15 30	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	T _A = 25°C only The channel component, (V _{in} – V _{out})/R _{on} , is not included.)		Typical	(0.2	7 μΑ/kHz) f 0 μΑ/kHz) f 6 μΑ/kHz) f	+ I _{DD}			μА
CONTROL INPUTS (Voltage	s Referenc	ed to V	(ss)								
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	 - -	1.5 3.0 4.0	V
High-Level Input Voltage	V _{IH}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11		\ \
Input Leakage Current	I _{in}	15	V _{in} = 0 or V _{DD}	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μΑ
Input Capacitance	C _{in}	_		_	_	_	5.0	7.5	_	_	pF
SWITCHES IN AND OUT (V	oltages Ref	erence	d to V _{SS})				_				
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V _{I/O}	_	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch (5.) (Figure 1)	$\Delta V_{ m switch}$	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V _{in} = 0 V, No Load	_	_	_	10	_	_	-	μV
ON Resistance	R _{on}	5.0 10 15	$ \begin{split} \Delta V_{\text{switch}} &\leq 500 \text{ mV}^{(5.)}, \\ V_{\text{in}} &= V_{\text{IL}} \text{ or } V_{\text{IH}} \\ \text{(Control), and } V_{\text{in}} &= \\ 0 \text{ to } V_{DD} \text{(Switch)} \end{split} $	_ _ _	800 400 220	_ _ _	250 120 80	1050 500 280		1200 520 300	Ω
△ON Resistance Between Any Two Channels in the Same Package	ΔR_{on}	5.0 10 15		_ _ _	70 50 45	_ _ _	25 10 10	70 50 45	_	135 95 65	Ω
Off-Channel Leakage Current (Figure 6)	I _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	±100	_	± 0.05	±100		±1000	nA
Capacitance, Switch I/O	C _{I/O}		Switch Off	_	-	_	10	15	_	_	pF
Capacitance, Feedthrough (Switch Off)	C _{I/O}	_		_	_	_	0.47	_	_	_	pF

^{4.} Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}$, $T_A = 25 ^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ ^(7.)	Max	Unit
$\label{eq:propagation Delay Times} $V_{SS} = 0 \text{ Vdc}$ \\ \text{Input to Output } (R_L = 10 \text{ k}\Omega) \\ t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) \text{ C}_L + 15.5 \text{ ns} \\ t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_L + 6.0 \text{ ns} \\ t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_L + 4.0 \text{ ns} \\ \end{cases}$	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	20 10 7.0	40 20 15	ns
Control to Output ($R_L = 1 \text{ k}\Omega$) (Figure 2) Output "1" to High Impedance	t _{PHZ}	5.0 10 15	_ _ _ _	40 35 30	80 70 60	ns
Output "0" to High Impedance	t _{PLZ}	5.0 10 15	_ _ _	40 35 30	80 70 60	ns
High Impedance to Output "1"	t _{PZH}	5.0 10 15	_ _ _	60 20 15	120 40 30	ns
High Impedance to Output "0"	t _{PZL}	5.0 10 15	_ _ _	60 20 15	120 40 30	ns
Second Harmonic Distortion $V_{SS} = -5 \text{ Vdc}$ (V _{in} = 1.77 Vdc, RMS Centered @ 0.0 Vdc, R _L = 10 k Ω , f = 1.0 kHz)	_	5.0	_	0.1	_	%
Bandwidth (Switch ON) (Figure 3) $V_{SS} = -5 \text{ Vdc}$ (R _L = 1 k Ω , 20 Log (V _{out} /V _{in}) = -3 dB, C _L = 50 pF, $V_{in} = 5 \text{ V}_{p-p}$	_	5.0	_	65	_	MHz
	_	5.0	_	- 50	_	dB
$ \begin{array}{ll} \mbox{Channel Separation (Figure 4)} & \mbox{V}_{SS} = - \ 5 \ \mbox{Vdc} \\ \mbox{(V}_{in} = 5 \ \mbox{V}_{p-p}, \ \mbox{R}_L = 1 \ \mbox{k}\Omega, \mbox{f}_{in} = 8.0 \ \mbox{MHz)} \\ \mbox{(Switch A ON, Switch B OFF)} \end{array} $	_	5.0	_	- 50	_	dB
Crosstalk, Control Input to Signal Output (Figure 5) $V_{SS} = -5 \text{ Vdc} \\ (R_1 = 1 \text{ k}\Omega, R_L = 10 \text{ k}\Omega, \text{Control } t_{TLH} = t_{THL} = 20 \text{ ns})$	_	5.0	_	300	_	mV _{p-p}

^{6.} The formulas given are for the typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

TEST CIRCUITS




Figure 1. ΔV Across Switch




Figure 2. Turn-On Delay Time Test Circuit and Waveforms

 $V_C = V_{DD}$ FOR BANDWIDTH TEST $V_C = V_{SS}$ FOR FEEDTHROUGH TEST




Figure 3. Bandwidth and Feedthrough Attenuation




Figure 4. Channel Separation




Figure 5. Crosstalk, Control to Output




Figure 6. Off Channel Leakage




Figure 7. Channel Resistance (R_{ON}) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS




Figure 8. $V_{DD} = 7.5 \text{ V}, V_{SS} = -7.5 \text{ V}$




Figure 9. V_{DD} = 5.0 V, V_{SS} = -5.0 V




Figure 10. V_{DD} = 2.5 V, V_{SS} = - 2.5 V




Figure 11. Comparison at 25°C, $V_{DD} = -V_{SS}$

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 volt digital control signal is used to directly control a 5 volt peak–to–peak analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage, the V_{SS} voltage is logic low. For the example, $V_{DD} = +5 \text{ V} = \text{logic}$ high at the control inputs; $V_{SS} = GND = 0 \text{ V} = \text{logic}$ low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 volt peak–to–peak signal which allows no margin at either peak. If voltage transients above

 V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18.0 volts. Most parameters are specified up to 15 volts which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example






Figure B. External Germanium or Schottky Clipping Diodes

PACKAGE DIMENSIONS

P SUFFIX PLASTIC DIP PACKAGE CASE 646-06 ISSUE M








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	18.80	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.290	0.310	7.37	7.87	
М		10°		10°	
N	0.015	0.039	0.38	1.01	

PACKAGE DIMENSIONS

D SUFFIX PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F




- (OTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE.
- 4. MAXIMUM MOLLD PROTRUSION 9.13 (9.000)
 PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (9.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7°	0 °	7°
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

PACKAGE DIMENSIONS

DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948G-01 **ISSUE O**



- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.

 CONTROLLING DIMENSION: MILLIMETER.

 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENISION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.03) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.


 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE.

DETERMINED AT DATHM PLANE -W-						
JEIL		IETERS		HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.90	5.10	0.193	0.200		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	0.65 BSC		BSC		
Н	0.50	0.60	0.020	0.024		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40	BSC	0.252 BSC			
M	0 °	8°	0°	8°		

PACKAGE DIMENSIONS

F SUFFIX PLASTIC EIAJ SOIC PACKAGE CASE 965-01 **ISSUE O**



NOTES:

- JIES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE
- MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 (0.018).

	MILLIMETERS INC			HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.