

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74VCX162373FT**LOW-VOLTAGE 16-BIT D-TYPE LATCH
WITH 3.6 V TOLERANT INPUTS AND OUTPUTS**

The TC74VCX162373FT is a high performance CMOS 16-bit D-TYPE LATCH. Designed for use in 1.8, 2.5 or 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

It is also designed with over voltage tolerant inputs and outputs up to 3.6 V.

This 16-bit D-type latch is controlled by a latch enable input (LE) and a output enable input (\overline{OE}) which are common to each byte. It can be used as two 8-bit latches or one 16-bit latch. When the \overline{OE} input is high, the outputs are in a high impedance state.


The $26\text{-}\Omega$ series resistor helps reducing output overshoot and undershoot without external resistor.

All inputs are equipped with protection circuits against static discharge.

FEATURES

- 26- Ω Series Resistors on Outputs.
- Low Voltage Operation : $V_{CC} = 1.8\sim 3.6$ V
- High Speed Operation : $t_{pd} = 3.3$ ns (max) at $V_{CC} = 3.0\sim 3.6$ V
: $t_{pd} = 4.5$ ns (max) at $V_{CC} = 2.3\sim 2.7$ V
: $t_{pd} = 5.8$ ns (max) at $V_{CC} = 1.8$ V
- 3.6 V Tolerant inputs and outputs.
- Output Current : $I_{OH}/I_{OL} = \pm 12$ mA (min) at $V_{CC} = 3.0$ V
: $I_{OH}/I_{OL} = \pm 8$ mA (min) at $V_{CC} = 2.3$ V
: $I_{OH}/I_{OL} = \pm 4$ mA (min) at $V_{CC} = 1.8$ V
- Latch-up Performance : ± 300 mA
- ESD Performance : Human Body Model > ± 2000 V
: Machine Model > 200 V
- Package : TSSOP
(Thin Shrink Small Outline Package)
- Power Down Protection is provided on all inputs and outputs.
- Supports live insertion / withdrawal (Note 1)

(Note 1) : To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.



TSSOP48-P-0061-0.50

Weight : 0.25 g (Typ.)

PIN CONNECTION

\overline{OE}	1	O	48	1LE
1Q1	2		47	1D1
1Q2	3		46	1D2
GND	4		45	GND
1Q3	5		44	1D3
1Q4	6		43	1D4
V_{CC}	7		42	V_{CC}
1Q5	8		41	1D5
1Q6	9		40	1D6
GND	10		39	GND
1Q7	11		38	1D7
1Q8	12		37	1D8
2Q1	13		36	2D1
2Q2	14		35	2D2
GND	15		34	GND
2Q3	16		33	2D3
2Q4	17		32	2D4
V_{CC}	18		31	V_{CC}
2Q5	19		30	2D5
2Q6	20		29	2D6
GND	21		28	GND
2Q7	22		27	2D7
2Q8	23		26	2D8
$2OE$	24		25	2LE

(TOP VIEW)

980910EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

TRUTH TABLE

INPUT			OUTPUT
$\overline{1OE}$	1LE	1D1-1D8	1Q1-1Q8
H	X	X	Z
L	L	X	Q_n
L	H	L	L
L	H	H	H


INPUT			OUTPUT
$\overline{2OE}$	2LE	2D1-2D8	2Q1-2Q8
H	X	X	Z
L	L	X	Q_n
L	H	L	L
L	H	H	H

X : Don't Care


Z : High impedance

Q_n : Q outputs are latched at the time
when the LE input is taken to a
low logic level.

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



980910EBA2'

- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{CC}	-0.5~4.6	V
DC Input Voltage	V_{IN}	-0.5~4.6	V
DC Output Voltage	V_{OUT}	-0.5~4.6 (Note 1)	V
		-0.5~ V_{CC} + 0.5 (Note 2)	
Input Diode Current	I_{IK}	-50	mA
Output Diode Current	I_{OK}	± 50 (Note 3)	mA
DC Output Current	I_{OUT}	± 50	mA
Power Dissipation	P_D	400	mW
DC V_{CC} / Ground Current Per Supply Pin	I_{CC} / I_{GND}	± 100	mA
Storage Temperature	T_{stg}	-65~150	°C

(Note 1) : Off-State

(Note 2) : High or Low State. I_{OUT} absolute maximum rating must be observed.(Note 3) : $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ **RECOMMENDED OPERATING RANGE**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	1.8~3.6	V
		1.2~3.6 (Note 4)	
Input Voltage	V_{IN}	-0.3~3.6	V
Output Voltage	V_{OUT}	0~3.6 (Note 5)	V
		0~ V_{CC} (Note 6)	
Output Current	I_{OH} / I_{OL}	± 12 (Note 7)	mA
		± 8 (Note 8)	
		± 4 (Note 9)	
Operating Temperature	T_{opr}	-40~85	°C
Input Rise And Fall Time	dt/dv	0~10 (Note 10)	ns/V

(Note 4) : Data Retention Only

(Note 5) : Off-State

(Note 6) : High or Low State

(Note 7) : $V_{CC} = 3.0 \sim 3.6$ V(Note 8) : $V_{CC} = 2.3 \sim 2.7$ V(Note 9) : $V_{CC} = 1.8$ V(Note 10) : $V_{IN} = 0.8 \sim 2.0$ V, $V_{CC} = 3.0$ V

ELECTRICAL CHARACTERISTICSDC characteristics ($T_a = -40\sim85^\circ C$, $2.7 V < V_{CC} \leq 3.6 V$)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN	MAX	UNIT	
Input Voltage	"H" Level	V_{IH}				2.7~3.6	2.0	—	
	"L" Level	V_{IL}				2.7~3.6	—	0.8	
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100 \mu A$	2.7~3.6	$V_{CC} - 0.2$	—	V	
				$I_{OH} = -6 mA$	2.7	2.2	—		
				$I_{OH} = -8 mA$	3.0	2.4	—		
				$I_{OH} = -12 mA$	3.0	2.2	—		
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100 \mu A$	2.7~3.6	—	0.2	V	
				$I_{OL} = 6 mA$	2.7	—	0.4		
				$I_{OL} = 8 mA$	3.0	—	0.55		
				$I_{OL} = 12 mA$	3.0	—	0.8		
Input Leakage Current	I_{IN}	$V_{IN} = 0\sim3.6 V$		2.7~3.6		—	± 5.0	μA	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL}		2.7~3.6		—	± 10.0	μA	
Power Off Leakage Current	I_{OFF}	$V_{IN}, V_{OUT} = 0\sim3.6 V$		0		—	10.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND		2.7~3.6		—	20.0	μA	
		$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$		2.7~3.6		—	± 20.0		
Increase In I_{CC} Per Input	ΔI_{CC}	$V_{IH} = V_{CC} - 0.6 V$		2.7~3.6		—	750	μA	

ELECTRICAL CHARACTERISTICSDC characteristics ($T_a = -40\sim85^\circ C$, $2.3 V \leq V_{CC} \leq 2.7 V$)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN	MAX	UNIT	
Input Voltage	"H" Level	V_{IH}				2.3~2.7	1.6	—	
	"L" Level	V_{IL}				2.3~2.7	—	0.7	
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100 \mu A$	2.3~2.7	$V_{CC} - 0.2$	—	V	
				$I_{OH} = -4 mA$	2.3	2.0	—		
				$I_{OH} = -6 mA$	2.3	1.8	—		
				$I_{OH} = -8 mA$	2.3	1.7	—		
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100 \mu A$	2.3~2.7	—	0.2	V	
				$I_{OL} = 6 mA$	2.3	—	0.4		
				$I_{OL} = 8 mA$	2.3	—	0.6		
				$I_{OL} = 12 mA$	2.3	—	0.8		
Input Leakage Current	I_{IN}	$V_{IN} = 0\sim3.6 V$		2.3~2.7		—	± 5.0	μA	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL}		2.3~2.7		—	± 10.0	μA	
Power Off Leakage Current	I_{OFF}	$V_{IN}, V_{OUT} = 0\sim3.6 V$		0		—	10.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND		2.3~2.7		—	20.0	μA	
		$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$		2.3~2.7		—	± 20.0		

ELECTRICAL CHARACTERISTICSDC characteristics ($T_a = -40\sim85^\circ C$, $1.8 V \leq V_{CC} < 2.3 V$)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN	MAX	UNIT
Input Voltage	"H" Level	V_{IH}			1.8~2.3	$0.7 \times V_{CC}$	—	V
	"L" Level	V_{IL}			1.8~2.3	—	$0.2 \times V_{CC}$	
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100 \mu A$	1.8	$V_{CC} - 0.2$	—	V
				$I_{OH} = -4 mA$	1.8	1.4	—	
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100 \mu A$ $I_{OL} = 4 mA$	1.8	—	0.2 0.3	
Input Leakage Current	I_{IN}	$V_{IN} = 0\sim3.6 V$		1.8	—	± 5.0	μA	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0\sim3.6 V$		1.8	—	± 10.0	μA	
Power Off Leakage Current	I_{OFF}	$V_{IN}, V_{OUT} = 0\sim3.6 V$		0	—	10.0	μA	
Quiescent Supply Current		I_{CC}	$V_{IN} = V_{CC}$ or GND		1.8	—	20.0	μA
			$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$		1.8	—	± 20.0	

AC characteristics ($T_a = -40\sim85^\circ C$, Input $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$, $R_L = 500 \Omega$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC} (\text{V})$	MIN	MAX	UNIT
Propagation Delay Time (D-Q)	t_{PLH} t_{PHL}	(Fig.1, 2)	1.8	1.5	5.8	ns
			2.5 ± 0.2	1.0	4.5	
			3.3 ± 0.3	0.8	3.3	
Propagation Delay Time (LE-Q)	t_{PLH} t_{PHL}	(Fig.1, 2)	1.8	1.5	6.2	ns
			2.5 ± 0.2	1.0	4.9	
			3.3 ± 0.3	0.8	3.6	
3-State Output Enable Time	t_{PZL} t_{PZH}	(Fig.1, 3)	1.8	1.5	7.6	ns
			2.5 ± 0.2	1.0	5.4	
			3.3 ± 0.3	0.8	3.9	
3-State Output Disable Time	t_{PLZ} t_{PHZ}	(Fig.1, 3)	1.8	1.5	5.3	ns
			2.5 ± 0.2	1.0	4.4	
			3.3 ± 0.3	0.8	4.0	
Minimum Pulse Width (LE)	$t_w (\text{H})$	(Fig.1, 2)	1.8	3.0	—	ns
			2.5 ± 0.2	1.5	—	
			3.3 ± 0.3	1.5	—	
Minimum Set-up Time	t_s	(Fig.1, 2)	1.8	2.5	—	ns
			2.5 ± 0.2	1.5	—	
			3.3 ± 0.3	1.5	—	
Minimum Hold Time	t_h	(Fig.1, 2)	1.8	1.0	—	ns
			2.5 ± 0.2	1.0	—	
			3.3 ± 0.3	1.0	—	
Output To Output Skew	t_{osLH} t_{osHL}	(Note 11)	1.8	—	0.5	ns
			2.5 ± 0.2	—	0.5	
			3.3 ± 0.3	—	0.5	

For $C_L = 50 \text{ pF}$, add approximately 300 ps to the AC maximum specification.

(Note 11) : Parameter guaranteed by design.

($t_{osLH} = |t_{PLHm} - t_{PLHn}|$, $t_{osHL} = |t_{PHLm} - t_{PHLn}|$)

Dynamic switching characteristics ($T_a = 25^\circ\text{C}$, Input $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC} (\text{V})$	TYP.	UNIT
Quiet Output Maximum Dynamic V_{OL}	V_{OLP}	$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	1.8	0.15	V
		$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	2.5	0.25	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	3.3	0.35	
Quiet Output Minimum Dynamic V_{OL}	V_{OLV}	$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	1.8	-0.15	V
		$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	2.5	-0.25	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	3.3	-0.35	
Quiet Output Minimum Dynamic V_{OH}	V_{OHV}	$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	1.8	1.55	V
		$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	2.5	2.05	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	3.3	2.65	

(Note 12) : Parameter guaranteed by design.

Capacitive characteristics ($T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC} (\text{V})$	TYP.	UNIT
Input Capacitance	C_{IN}		1.8, 2.5, 3.3	6	pF
Output Capacitance	C_O		1.8, 2.5, 3.3	7	pF
Power Dissipation Capacitance	C_{PD}	$f_{IN} = 10 \text{ MHz}$ (Note 13)	1.8, 2.5, 3.3	20	pF


(Note 13) : C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 16 \text{ (per bit)}$$

TEST CIRCUIT

Fig.1



AC WAVEFORM



Fig.2 $t_{PLH}, t_{PHL}, t_w, t_s, t_h$ 


Fig.3 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH} 

SYMBOL	V_{CC}		
	$3.3 \pm 0.3V$	$2.5 \pm 0.2V$	$1.8V$
V_{IH}	2.7 V	V_{CC}	V_{CC}
V_M	1.5 V	$V_{CC} / 2$	$V_{CC} / 2$
V_X	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
V_Y	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$

OUTLINE DRAWING

TSSOP48-P-0061-0.50

Unit : mm



Weight : 0.25 g (Typ.)