TENTATIVE

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T C 9 3 3 1 F

AUDIO DIGITAL SIGNAL PROCESSOR

The TC9331F digital integrated circuit facilitates real time processing of digital signals in audio equipment for digital filters such as equalizers, dynamic range controllers for compressors and expanders, as well as acoustic field simulators that produce concert hall effects. The TC9331F is a-high speed, high-definition audio digital processor.

FEATURES

- The TC9331F features a 32bit main bus.
- The TC9331F is capable of both reading from and writing to external sources of RAM data and allows for the simultaneous accumulation, operation, and integration of the data that needs to be processed.

Multiplier / adder : $32bit \times 16bit + 51bit \rightarrow 51bit$

Shifter: +4, +1bit shift

Accumulator: 51bit (code extension 4bit) Work register: 2 registers (32 and 47bit)

Program RAM: 320 words \times 32bit

Data RAM: 128 words × 32bit [Mode 1], (128 words × 16bit) × 2 [Mode 2]

Coefficient RAM: 320 words x 16bit Offset address RAM: 64 words x 16bit

The interface parameters for external RAM sources are as follows:

Data word length: Both 16bit and 32bit

External RAM: 1M DRAM, 256K DRAM, 256K pseudo-static RAM (PSRAM)

The following five ports have been made available for use as serial data ports.

Serial data input ports: 2 ports (SDI0, SDI1)

Serial data output ports: 3 ports (SDO0, SDO1, SDO2)

Data word length: Both 16 and 32bit

Data format: 2's complement, MSB first

- The program's settings, coefficient data, and offset data can be made converted through the microprocessor interface.
- The CMOS construction of the TC9331F makes high-speed processing possible.
- The TC9331F features a flat, 80 pin package design.

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.


1998-05-15 1/33


QFP80-P-1420-0.80A

Weight: 1.57g (Typ.)

TOSHIBA

PIN CONNECTION





BLOCK DIAGRAM

DESCRIPTION OF PIN FUNCTIONS

PIN No.	SYMBOL	1/0	DESCRIPTION OF PIN F	UNCTION	REMARK
1	PEN	I	Parity-check-function-enabling termina Sets up the execution of the interface parity).		Pull-up resistor
2	SYNC	I	Synchronous signal input terminal. The synchronous signal forcibly resets "zero", and the polarity is set by the controller.	. •	Schmidt input Pull-up resistor
3	ELRI0		LR clock input terminal.	For SDIO data input	
4	ELRI1	I	Input terminal for the SDIO/1 data processing LR clock.	For SDI1 data input	_
5	ELRO0		LR clock input terminal.	For SDO0 data output	
6	ELRO1	1	Input terminal for the SDO0/1/2	For SDO1 data output	_
7	ELRO2		data processing LR clock.	For SDO2 data output	
8	EBCI0	ı	Bit clock input terminal. Input terminal for the SDIO/1 data	For SDIO data input	
9	EBCI1	'	processing shift clock.	For SDI1 data input	_
10	EBCO0		Bit clock input terminal.	For SDO0 data output	
11	EBCO1	I	Input terminal for the SDO0/1/2	For SDO1 data output	_
12	EBCO2		data processing shift clock.	For SDO2 data output	
14	LR	0	LR clock output terminal. (1fs)	_	
15	WCK	0	Word clock output terminal. (2fs)		_
16	BCK0	0	Bit clock output terminal. (32fs)		<u> </u>
17	BCK1	0	Bit clock output terminal. (64fs)		_
18	SDI0		Serial data input terminals.		
10	CDI1	I	The microcomputer controller allows 3	32bit or 16bit input data	_
19	SDI1		lengths to be selected.		
20	SDO0	_	Serial data output terminals.	and the second of the second	
21	SDO1	0	The microcomputer controller allows data lengths to be selected.	s 32bit or 16bit output	_
22	SDO2	0	Serial data output terminal. Outputs 16bit data.		_
			External RAM address output terminal		
24	A15		Generally used when in the pseudo-st		
5	\ \ \ \ \ \	0	dynamic RAM mode, this terminal is s	_	
31	A8	-	Note, however, that A8 is used for o		
			purposes in the 1 M Dram (4bit × 256		
33	A7		External RAM address output terminal	-	
S	\$	0	In the dynamic RAM mode, both the	low and column	_
40	A0		addresses are output from these term	inals.	

PIN No.	SYMBOL	1/0			FUNCTION	REMARK		
42	100		Da	ta input/out	external RAM source.			
\ \ \ \ \	\ \ \ IO7			DATA LENGTH	1/00~1/07		I/O8~I/O15	
52	108	1/0		16bit	Low priority 8b (D7-D ₀)	it	High priority 8bit (D ₁₅ -D ₈)	Pull-up resistor
5 5 59	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			32bit	Low priority 16t (D ₂₃ -D ₁₆)/(D ₇ -D		High priority 16bit (D ₃₁ -D ₂₄)/(D ₁₅ -D ₈)	
	0~RC3			Decude stat	ic RAM mode)	<u> </u>	(Dunamic BAM mada)	
- RC				•	ole signal output		Dynamic RAM mode) 5: Low address strobe	_
61	RC0	0	CL	terminal.	ne signal output	\\	output terminal.	_
62	RC1	0	No	t in use.		CAS	Column address strobe output terminal.	_
63	RC2	0	ŌĒ		put enable / esh signal output ninal.	ŌĒ	: Output enabling signal output terminal.	_
64	RC3	0	R/	R/\overline{W} : Read/write signal output terminal. WTITE: Read/write signal output terminal.				_
65	RST	ı	Res	Reset signal input terminal.				Pull-up resistor
66	HALT	I	Wh ins	Halt signal input terminal. When "L" is active, the program counter is stopped and not				Schmidt input Pull-up resistor
67	OVF	0	Ov	erflow outpu	ıt terminal.		rs during operations.	Open drain output.
68	<u>CS</u>	I	Wh	-	signal terminal. ' is in an "L" 's ac	tive,	data can be transferred	Schmidt input.
69	IFCD	ı	ter cor	Microcomputer command or data input mode selection terminal. When "H" is active, the terminal acts as a command selection terminal; when "L" is active, it acts as a data input selection terminal.				Schmidt input.
70	IFCK	I	Shi	Shift clock input terminal for microcomputer data processing.				Schmidt input.
71	IFDT	ı	Red bee	Microcomputer data processing input terminal. Receives commands and data to which one parity bit has been added at the LSB first.				Schmidt input.
72	ACK	0	Ou	_	output terminal fo nowledge signal v otable.		Open drain output. Pull-up resistor	

PIN No.	SYMBOL	1/0	DESCRIPTION OF PIN FUNCTION	REMARK
73	DCHK	0	Microcomputer return output terminal. At the same time that the IFCK is initiated, the terminal outputs the received data. In the emulation mode, the terminal also sends out an "L", the break acknowledge signal.	Open drain output. Pull-up resistor
74 \$ 76	TESO TES2	I	Test terminal. Usually used in an "H", or open, position.	Pull-up resistor
78	ΧI	I	Crystal oscillator connection terminal.	
79	хо	0	crystal oscillator conflection terminal.	<u> </u>
23 50 77	V _{DD}	_	Power supply terminal.	-
13 32 41 51 60 80	V _{SS}	_	Ground terminal.	_

OPERATING INSTRUCTIONS

- 1. Timing sequence generating circuit.
 - (1) Crystal-controlled oscillator circuit

An internal operations clock can be created by connecting a crystal-controlled oscillator (30.72 MHz), condenser, and resistor in the manner shown in Figure 1 below.

An alternative method would be to connect a external clock to the XI terminal as shown in Figure 2 below.




Fig.1(a) Self excited crystal oscillator

For external clock purposes, a crystal with a good starting potential and low CI value is recommended.



Fig.1(b) External clock Input.

(2) The generating circuit for the audio data input/output clock (channel clock and bit clock)

Both internal generating and external input modes are available for 16/32bit serial data input/output channel (LR, ELRI0-1, and ELRO0-2) and bit (BCK0, EBCI0-1, EBCO0-2) clocks.

As shown in Figure 1(b), the channel clock is selected by LROS0-2 and LRIS0-1, and the bit clock by BCOS0-1, BCIS0-1, and BCKS of control register 2, respectively.

Both 16bit and 32bit outputs are available in internal clock generation mode (SDO2 is bypassed).

The mode setup is accomplished through the microcomputer interface (control register 2).

(For further details please refer to the Explanation of the Microcomputer Interface Control Register Functions.)

The data input (SDI1 and SDI0) channel clock and bit clock are selected by LRIS1 and LRIS0, and BCIS1 and BCIS0 of control register 2, respectively.

Tables 1. (a) and 1. (b) below provide details regarding the data input (SDI1 and SDI0) modes.

	REGISTER 2 Γ-R2)	DATA INPUT APPLICATIONS (S	SDI1)
LRIS1	BCIS1	CHANNEL CLOCK/BIT CLOCK	DATA BIT COUNT
0	0	Internally generated TGLR/(TG32/TG64)	16bit
0	1	Internally generated TGLR/(TG32/TG64)	32bit
1	Х	External input ELRI1/EBCI1	_

Table 1. (a) The (SDI1) data input channel clock and bit clock modes

Table 1. (b) The (SDI0) data input channel clock and bit clock modes

CONTROL (CNT	REGISTER 2 「-R2)	DATA INPUT APPLICATIONS (SDI0)		
LRIS0	BCIS0	CHANNEL CLOCK/BIT CLOCK	DATA BIT COUNT	
0	0	Internally generated TGLR/(TG32/TG64)	16bit	
0	1	Internally generated TGLR/(TG32/TG64)	32bit	
1	Х	External input ELRIO / EBCIO	_	

The data output (SDO1 and SDO0) channel clock and bit clock are selected by LROS1 and LROS0, and BCOS1 and BCOS0 of control register 2, respectively.

Tables 2. (a) and 2. (b) below provide details regarding the data output (SDO1 and SDO0) modes.

Internally generated TGLR/TG32

Internally generated TGLR/TG64

External input ELRO1/EBCO1

0

0 1 0

1

Χ

CONTROL (CN	REGISTER 2 Γ-R2)	DATA INPUT APPLICATIONS (S	DO1)					
LROS1	BCOS1	CHANNEL CLOCK / BIT CLOCK	DATA BIT COUNT					

Table 2. (a) The (SDO1) data output channel clock and bit clock modes

Table 2. (b) The (3000) data output channel clock and bit clock modes							
	REGISTER 2 -R2)	DATA INPUT APPLICATIONS (S	DO0)				
LROS0	BCOS0	CHANNEL CLOCK/BIT CLOCK	DATA BIT COUNT				
0	0	Internally generated TGLR/TG32	16bit				
0	1	Internally generated TGLR/TG64	32bit				

Table 2. (b) The (SDO0) data output channel clock and bit clock modes

The LR and BCK terminals as well as the SDO2 channel clock and bit clock are selected from BCKS, TOS, and LROS2 of control register 2.

External input ELRO0/EBCO0

The data output (SDO2), LR, and BCK terminal output modes are shown in Table 3 below.

Table 3. LR and BCK terminal output, and (SDO2) data channel clock and bit clock modes

CONTROL REGISTER 2 (CNT-R2)			LR TERMINAL OUTPUT / BCKO TERMINAL OUTPUT	DATA OUTPUT (SDO2)		
BCKS	TOS	LROS2	CHANNEL CLOCK	(/BIT CLOCK		
0	0	0	Internally generated TGLR/TG32	Internally generated TGLR/TG32		
0	0	1	Internally generated TGLR/TG32	External input ELRO2/EBCO2		
0	1	0	External input ELRO2 / EBCO2	Internally generated TGLR/TG32		
0	1	1	External input ELRO2/EBCO2	External input ELRO2/EBCO2		
1	0	0	Internally generated TGLR/1/2	Internally generated TGLR/1/2		
'	' ' '		frequency of EBCO2	frequency of EBCO2		
1	1 0		Internally generated TGLR/1/2	External input ELRO2/1/2		
'	U	'	frequency of EBCO2	frequency of EBCO2		
1	1	0	External input ELRO2/1/2	Internally generated TGLR/1/2		
'	'	U	frequency of EBCO2	frequency of EBCO2		
1	1	1	External input ELRO2/1/2	External input ELRO2/1/2		
'	1	ı	frequency of EBCO2	frequency of EBCO2		

16bit

32bit




Fig.2 The data input/output clock selection circuit

2. The Data Input And Data Output Circuits

(1) Data Input Circuit

(1-1) Data input circuit

The input data is conveyed as a 2's complement expression and corresponds to the padding following the MSB first. The SIR1 and SIR0 input register can be selected for 16 or 32bit data count applications. The timing signals of the SDI1 and SDI0 input data can be input both independently and externally to the channel clock (LRCK) and bit clock (BCK). Note that internally generated modes are also available for the LRCK and BCK. The rising and falling of the LRCK trailing edge is first detected and then the input data is received internally.

(1-2) Data input format

- Refer to Figures 3 and 4 (a) when the input data is 16bit/ch.
 When the BCK is at least 32fs but not more than 64fs, the data is received later from the padding.
- When the input data is at least 17bit but not more than 32bit, refer to Figures 4 (b) and 4 (c).

The input register should be set up for 32bit processing. As shown in Figures 4 (b) and 4 (c), data is put into the padding and the priority bit modified before inputting. In order to input data before it is put into the padding, the input register must be set for 32bit and, as shown in Figure 5, the remaining data must be reset to "zero".




Fig.4 (b) Serial data input timing (32bit)

TC9331F-- 10




Fig.5 Serial data input timing (32bit)

TC9331F-11

(2) Data Output Circuit

(2-1) Data output circuit

The output data is conveyed as a 2's complement expression and is the pre-padded data of the MSB first. The SOR2 is a 16bit fixed register while the SOR1 and SOR0 can be selected as either 16bit or 32bit registers. The timing signals of the SDO2, SDO1 and SDO0 output data can be input both independently and externally to the channel clock (LRCK) and bit clock (BCK). Note that internally generated modes are also available for the LRCK and BCK. The rising and falling of the LRCK trailing edge is first detected and then the data is output to the PISO register.


(2-2) Data output format

The output data from the MSB database is either 16 or 32bit. When the BCK is equal to 32fs, the output data is in the format shown in Figure 6. When the BCK is 64fs, as shown in Figure 7(a), data past the 16th bit of SDO2 is first modified then output by the LSB. Note that the data past the 16th bit may also be modified and output by the secondary channel data LSB, depending on the program's processing content. When the BCK input (EBCO2) of the SDO2 is set to 64s, a clock may be set to one half the value in the BCK. In this instance, the output format will be as shown in Figure 6. The output formats for SDO1 and SDO0 are as shown in Figure 7(b). The output for the LR and BCK0 terminals can be selected for either internally generated signals or externally inputted signals. Consequently, the LR and BCK0 output can be used as A/D and D/A converter timing signals.

When the DIR (digital audio I/F receiver) is in use, the LR and BCKO are set up to receive external input signals (ELRO2 and EBCO2) and to provide the D/A converter timing signals.

When the BCK of the DIR is 64fs, and an applicable BCK of 32fs is desired, the mode setting and BCK input are externally output from the BCK0 at 1/2 the clock rate. This BCK0 output can be used as a D/A converter timing signal by inputting the BCK0 output to the EBCO1 and EBCO0.

When an A/D converter is use, the internally generated signals are used as D/A converter timing signals.



TC9331F-13

3. Microcomputer Interface Circuit

Through the \overline{CS} , IFCD, IFCK, IFDT, and (\overline{ACK} and DCHK) terminals, the TC9331F transfers synchronized serial data between itself and the host microcomputer.




Fig.8 Microcomputer Interface Block Structure




Fig.9 The relationship between the host microcomputer and the TC9331F

(1) Data Transfer Format

03 02

01 00

When idle, the $\overline{\text{CS}}$, IFCD, IFCK, and IFDT signals are set to "H". The standard unit of data transferred from the host microcomputer is an 8bit (1byte) unit to which an odd, 1bit parity has been added. However, when a parity check is not conducted, a dummy bit is substituted. There are two types of transfer data: single-byte command words and one to four-byte data words. The number of data word bytes depends on the command byte. The data is transferred from the LSB first and the dummy bit at the MSB end of the transferred data is set to "0". The microcomputer interface terminal signals and their functions are listed below.

CS signal (input) : Activation signal for TC9331F data reception

IFCD signal (input) : Signal used to differentiate command words from data words.

IFCK signal (input) : Shift clock for the data signal.

IFDT signal (input) : Data signal.

ACK signal (output) : The acknowledge signal for the results of the parity check.

DCHK signal (output) : Synchronizes the data signal with the TC9331F system clock and

outputs the data at the rise of the IFCK trailing edge.

The host microcomputer is able to check for data transfer errors using the \overline{ACK} and DCHK signals.

The 12 different (write) commands that may be used by the host microcomputer to control the TC9331F are listed in Table 4 below.

DATA WORD (EXCLUDE PARITY) DATA IS WRITTEN TO THE FOLLOWING **COMMAND WORD** TRANSFER BYTE (HEX) LENGTH OF BIT USED **ADDRESS** LENGTH 0F 15 CNT-R2 2 0E 8 1 CNT-R1 1 0D 8 CNT-R0 0C 9 2 STAD-R 5 0B 1 TXW-R 32 0A 4 PRAM 09 16 2 CRAM 08 16 2 **OFRAM** 07 32 4 RM-R 1 XINT-R 06 3 5 1 XRMD-R 05 04 9 2 BRKA-R

Table 4. Command Words

Not assigned

- (2) The Control Register and the I/F Dedicated Register
 - (2-1) Control register 2 (CNT-R2)

(* = Default value)

							(* = Delault value)	
BIT	SYMBOL				FUNCTION			
14	LRIS1			channel clock and bi		0*	Internally generated	
14	LKIST	serial	serial data input from the SDI1 terminal.				Externally generated	
13	BCIS1	Select	ts the	bit count for the au	dio serial data input	0*	16bit	
13	БСІЗТ	from	the S	DI1 terminal.		1	32bit	
12	LRIS0			channel clock and bi		0*	Internally generated	
12	LINIO			input from the SDI0 t		1	Externally generated	
11	BCIS0			bit count for the au	idio serial data input	0*	16bit	
	DC130			DIO terminal.		1	32bit	
10	LROS2			channel clock and bi		0*	Internally generated	
Li	LINOSZ			output from the SDO2		1	Externally input	
9	LROS1			channel clock and bi		0*	Internally generated	
	LIKOST			output from the SDO		1	Externally input	
8	BCOS1			bit clock for the aud	lio serial data output		16bit (TG32)	
Ľ				DO1 terminal.		1	32bit (TG64)	
7	LROS0			channel clock and bi		0*	Internally generated	
Ĺ				output from the SDO		1 0*	Externally input	
6	BCOS0		Selects the bit clock for the audio serial data output				16bit (TG32)	
				DO0 terminal.		1 32bit (TG64)		
					erminal bit clock outpu	ut for the LR terminal		
				erminal output. LR terminal output	BCK terminal output	1	SDO2 bit clock	
		BCK3	103	Internally generated	Internally generated		JDOZ BIT CIOCK	
5	BCKS	0*	0*	(TGLR)	(TG32)		ction made at LROS2	
4	TOS	0	1	ELRO2 input signal	EBCO2 input signal	Sele	ction made at LROS2	
			1	0	Internally generated	1/2 frequency of		frequency of EBCO2
		•		(TGLR)	EBCO2 input signal	_	ut signal	
		1	1	ELRO2 input signal	1/2 frequency of		frequency of EBCO2	
		•			EBCO2 input signal	input signal		
3	SYNCS		Used to select either an internally generated or externally input (SYNC terminal) mode.				Internally generated (TGLR)	
		exten	iialiy l	iiput (3 iive teiiiilliai)	moue.	1	External input	
2	SYNCP	Salact	Selects the SYNC signal polarity.				Rise	
	JINCF	SEIEC	uie	Trive signal polarity.		1	Fall	
1	SYNCR1	Reset	s the	coefficient pointer (CP) at each SYNC	0*	Run	
	3 I NCIVI	signa	l.			1	Prohibit	
0	SYNCR0	Reset	s the	offset address pointer	(OFP) at each SYNC	0*	Run	
Ľ	JINCKO	signa	l.			1	Prohibit	

(2-2) Control register 1 (CNT-R1)

(* = Default value)

ВІТ	SYMBOL	FUNCTION		
7	PCMON	The program counter values are output at terminals		Prohibit
′	PCIVION	IO15~IO7. (The external RAM is placed on standby.)	1	Run
6	ACMP	When the CRAM or OFRAM pointer values coincide with the rewrite counter address, data in both RAM	0*	Prohibit
Ľ	ACIVIF	are rewritten.	1	Run
5	CKSL	Selects the XI oscillation (input) clock frequency.	0*	XI = 640fs
٥	CK3L	selects the Ai oscillation (input) clock frequency.	1	XI = 512fs
4	PS S	Selects the externally attached RAM type (PSRAM or DRAM).	0*	PSRAM
*	5		1	DRAM
3		Not essioned	_	_
٦	_	Not assigned.		_
		Selects the internal DBUS data that will access the externally attached RAM source (high priority 16/32bit).	0*	High priority
2	DSL			16bit (DB16)
			1	32bit (DB32)
1	IOS	Selects an 8bit or a 16bit access mode for the	0*	16bit / access (IO16)
	103	external RAM source.	1	8bit/access (IO8)
0	XSEP	Partitions the externally attached RAM into delay and	0*	Prohibit
L	VOEL	data table domains.	1	Run

(2-3) Control register 0 (CNT-R0)

(* = Default value)

				(" = Belaule value)
ВІТ	SYMBOL	FUNCTION		
7	PRGALL	The active switch is turned to the "on" position when the program is loaded. During this active state, instructions are placed in an NOP condition. When the switch is turned from the "on" position to the "off" position, the XINT and RMRF ignore flags are reset.	0*	On
,			1	Off
6	6 BRKRQ	Once the program break address (BRKA) has been established, setting BRKRQ to "1" will activate the break.	0*	Off
"			1	On
5	INMT	Sets the SDI0 and SDI1 terminal input to "0" mute.	0	Mute off
	IIVIVII		1*	Mute on
4	OUTMT2	Sets the SDO2 terminal output to "0" mute.	0	Mute off
	OOTIVITZ	witz sets the spoz terminal output to 0 mute.	1*	Mute on
3	OUTMT1	Sets the SDO1 terminal output to "0" mute.	0	Mute off
Ĺ <u> </u>	COTIVITI	Jets the 3001 terminal output to 0 mate.	1*	Mute on
2	ОПТМТО	Sets the SDO0 terminal output to "0" mute.	0	Mute off
	COTIVITO	ivito sets the 3000 terminal output to 0 mute.	1*	Mute on

(* = Default value)

ВІТ	SYMBOL	FUNCTION		
	VCLP	Trigger bit that clears the externally attached RAM delay domain to "0". Once the clearing operation has		Trigger off
'	XCLR	been initiated, the bit is reset to a trigger "off" position (XCLR = 0).	1	Trigger on
0	YSTRV	Y Places the externally attached RAM on standby.	0	Standby off
'	ASIBI		1*	Standby on

^{*} The CNT-RO data is latched via a SYNC signal.

(2-4) The I/F dedicated register

SYMBOL	FUNCTION
STAD	The STAD is a presentable up-counter used in setting the starting address for writing data and programs in the PRAM, CRAM, and OFRAM. (9bit)
TXW	The TXW register is responsible for setting the rewrite data count (max. 32 words) for the CRAM and OFRAM when ACMP is in the 1 (CNT-R1) mode. (5bit)
RMR	The RMR register temporarily retains data to be written to the PRAM, CRAM, OFRAM until it receives subsequent data (32bit). The RMR also acts as the source register for the data bus.
XINT	The XINT register sets up the IFF2~0, which act as conditional field flags. (3bit)
XRMD	 The XRMD register sets the following: (1) In the XSEP mode, sets the domains for the delay and table data partitions in the externally attached RAM. (2) Sets the access frequency for the externally attached RAM. (3) Sets set to use or not use the ×4bit 1M DRAM (5bit) to active or inactive.

X The RMR and XINT data are latched via a SYNC signal.

(3) The Data Transmission Process.

When the $\overline{\text{CS}}$ signal is set to "L" or activated, data is transmitted in command word (1 byte) and data word (1 to 4 byte) sets. Somewhat similar to the program, coefficient, and offset address processes, the command word becomes unnecessary when data bits using the same command word are transmitted successively; only the data word needs to be transmitted. In these situations, the IFCD signal is set to "L" prior to the $\overline{\text{CS}}$ signal.

(4) The Internal RAM (PRAM, CRAM, OFRAM) Data Transmission Process

The STAD-R, which sets the starting address for the writing process, adds a +1 increment to the address after writing each data unit. The internal RAM units that can utilize the buffer RAM (32 words x 16bits) are the CRAM and OFRAM. For them to do so, the coefficient and offset addresses must be rewritten in successively increasing increments of +1. For example, the coefficient address of the secondary IIR in the equalizer must be successively arranged from 5 single-precision units to 10 multiple-precision units. The buffer RAM is used when altering the individual characteristics of the filter. These coefficients can be rewritten within a single sampling period.

Ex. Rewriting the offset data coefficient in the buffer RAM

When the targeted rewrite coefficient addresses are set at 30, 31, 32, 33, and 34, the following takes place.


When the targeted coefficient RAM addresses are arranged in succession, as shown in the example below, the buffer RAM can be rewritten.

```
..., 29, <u>30</u>, <u>31</u>, <u>32</u>, <u>33</u>, <u>34</u>, 35, 36, ... (or)
..., 29, <u>30</u>, 36, <u>31</u>, <u>32</u>, 28, 29, <u>33</u>, <u>34</u>, 35, 36, ...
```

When the targeted coefficient RAM addresses are randomly arranged, as shown in the example below, the buffer RAM cannot be rewritten.

```
..., 29, 30, 31, 34, 33, 32, 35, 36, ...
```


- Setting up the data in the PRAM (Program RAM)
 - ① The write starting address is set in the STAD-R (command: 0CH).
 - ② An "OAH" command is transmitted and the PRAM write-to flag is triggered.
 - ③ Only the 32bit program code data is continued and the necessary steps are transmitted.
- Setting up the data in the CRAM (coefficient RAM) and OFRAM (offset RAM)
 - (a) The buffer RAM is not in use (The ACMP of the CNT-R1 is set to "0").
 - ① The write starting address is set in the STAD-R (command: OCH).
 - ② An "09H" or "08H" command is transmitted and the CRAM or OFRAM writeto flag is triggered.
 - ③ Only the 16bit coefficient or offset data is continued and the necessary steps are transmitted.
 - (b) The buffer RAM is in use (the ACMP of the CNT-R1 is set to "1").
 - ① The write starting address is set in the STAD-R (command: OCH).
 - ② The data coefficient-1 stored in the buffer RAM is set to the TXW-R.
 - 3 An "09H" or "08H" command is transmitted and the CRAM or OFRAM writeto flag is triggered.
 - Only the 16bit coefficient or offset data is continued and the necessary steps are transmitted.




TRANSMITTED BIT LENGTH ч 4 LENGTH USED ~ ~ 6 2 32 2 3 3 4 REGISTER COMMAND WORD (HEX) XRMD-R BRKA-R OFRAM CNT-R2 CNT-R1 CN1-R0 STAD-R XINT-R TXW-R PRAM CRAM RM-R

rc9331F -- 20


SYSTEM DESIGN, EXAMPLE 1.



SYSTEM DESIGN, EXAMPLE 2.



SYSTEM DESIGN, EXAMPLE 3.



MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Source Voltage	V_{DD}	-0.3~6.0	V
Input Voltage	VIN	-0.3~V _{DD} +0.3	٧
Allowable Loss	PD	1250	mW
Operating Temperature	T _{opr}	- 35∼85	°C
Storage Temperature	T _{stg}	- 55∼150	°C

ELECTRICAL CHARACTERISTICS (1) (Unless otherwise specified, $Ta = 25^{\circ}C$, $V_{DD} = 5V$)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Source Voltage	V_{DD}		Ta = −35~85°C	4.5	5.0	5.5	V
Operating Source Current (No-Load, During The			$f_{opr} = 30.72MHz (48kHz \times 640fs)$	_	60	100	m ^
Crystal Oscillation Period)	IDD		$f_{opr} = 24.576MHz (48kHz \times 512fs)$	_	50	90	mA
Operating Frequency Range	f _{opr}	_	_	4.0	_	32.0	MHz

CLOCK TERMINALS (XI, XO)

Input Voltage	Voltage "H" Level V _{IH1} — XI terminal				3.5				
input voitage	"L" Level	V _{IL1}	_	Ai terminai			1.5	\ ,	
Output Valtage	"H" Level	V _{OH1}	_	$I_{OH} = -2.5 \text{mA}$	XO terminal	2.4	_	_	
Output Voltage	"L" Level	V _{OL1}	_	OL = 2.5mA		_	_	0.4	

INPUT TERMINAL

Input Voltage	"H" Level	V _{IH2}	_	(*1)		3.5	_	_	
input voitage	"L" Level	V _{IL2}	_	(^1)		_	_	1.5	V
Threshold	"H" Level	V _P	_	(*2)		_	2.7	_	\ \ \
Voltage	"L" Level	٧N	_	(^2)			1.6	_	
Input Leakage	"H" Level	l _{IH1}	_	$V_{IN} = V_{DD}$	(*1, 2)	_	_	1.0	
Current	"L" Level	l _{IL1}	_	V _{IN} = 0V	("1, 2)	- 1.0	_		μ A

(*1) ELRI0~1, ELRO0~2, EBCI0~1, EBCO0~2, SDI0~1, TESO~2

(*2)SYNC, RST, HALT, PEN, CS, IFCD, IFCK, IFDT (Schmidt input terminal)

ELECTRICAL CHARACTERISTICS (2) (Unless otherwise specified, $Ta = 25^{\circ}C$, $V_{DD} = 5V$)

				_			
CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT

OUTPUT TERMINAL

Output Voltage	"H" Level	V _{OH2}	_	I _{OH} = - 1mA	(*3)	2.4	1	1	
Output Voltage	"L" Level	V _{OL2}	_	I _{OL} = 1mA	(*3)	_		0.4	\ \ \ \ \
Output Valtage	"H" Level	V _{OH3}	_	I _{OH} = -2mA	(*4)	2.4			V
Output Voltage	"L" Level	V _{OL3}	_	I _{OL} = 2mA	(*4)			0.4	

(*3)LR, WCK, BCK0~1, SDO0~2

(*4)A0~A15, RC0~RC3

Reset Terminal (RST)
Stand-By Time

Reset Pulse Length

tsT

t_{RS}

CHARACTER	RISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT			
THREE STATE INP	PUT / OUTPU	T TERMIN	NAL (I	O0 - IO15)							
Input Voltage	"H" Level	V _{IH4}	_	_	3.5	_	_				
input voitage	"L" Level	V _{IL4}			_	_	1.5	l _v l			
Output Voltage	"H" Level	V _{OH4}	_	I _{OH} = -2mA	2.4	_	_				
_	"L" Level	V _{OL4}	_	I _{OL} = 2mA	_	_	0.4				
Output "Off"	"H" Level	IOFH	_	V _{OH} = V _{DD}	_	_	5.0	μ A			
Leakage Current	"L" Level	lOFL	_	V _{OL} = 0V	- 5.0	_	_	μ A			
OPEN DRAIN OU			F, AC								
"L" Level Outpu		V _{OL5}	_	I _{OL} = 1mA	_	_	0.4	V			
Output Open Le Current	akage	lOF	_	V _{OH} = V _{DD}	_	_	5.0	μΑ			
PULL-UP TERMINA	ΔL										
Pull-Up Resistor		RUP		(*5)	_	100	_	kΩ			
(*5)100~10°			erwise	\overline{ACK} , DCHK e specified, Ta = 25°C, V_{DD} = 5V)							
CHARACTE	RISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT			
EXTERNAL CLOCK	EXTERNAL CLOCK INPUT TERMINAL (XI)										
XI Clock Periodic	•	tχI	_	_	32	36	250				
XI Clock "H" Per Length	riod	^t XIH	_	<u> </u>	16	18	125	ns			
XI Clock "L" Per Length	riod	^t XIL	_	_	16	18	125				

 μ s

500

10

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
AUDIO SERIAL INTERFACE							
XI-BCK1 Transfer Time (1)	t _{CK1}	_	C _L = 10pF	—	25	_	
XI-BCK1 Transfer Time (2)	t _{CK2}	_	C _L = 10pF	-	25	_	
XI-BCK0 Transfer Time (1)	t _{CK3}	_	C _L = 10pF	_	25	_	
XI-BCK0 Transfer Time (2)	t _{CK4}	_	C _L = 10pF	_	25	_	
BCK0-WCK Transfer Time (1)	t _{CK5}	_	C _L = 10pF	T —	5	_]
BCK0-WCK Transfer Time (2)	t _{CK6}	_	C _L = 10pF	Ι –	5	_]
BCK0-LR Transfer Time (1)	t _{CK7}	_	C _L = 10pF	T —	5	-	
BCK0-LR Transfer Time (2)	t _{CK8}	_	C _L = 10pF	-	5	-	
LR-SDO Lag Time (1)	tsO1	_	C _L = 10pF	0	_	40	ns
BCKO-SDO Transfer Time	tsO2	_	C _L = 10pF	0	_	40	
ELRI-EBCI Lag Time	t _{EB1}	_	C _L = 10pF	- 55	_	55]
ELRO-EBCO Lag Time	t _{EB2}	_	C _L = 10pF	- 55	_	55	
EBCI/O Clock Period	t _{EBC}	_	C _L = 10pF	T —	350	_]
EBCI/O Clock "H" Period Length	tEBH	_	C _L = 10pF	100	_	_]
EBCI/O Clock "L" Period Length	t _{EBL}	_	C _L = 10pF	100	_	_	
SDI Data Set Up Time	tsis	_	C _L = 10pF	100	_	_	
SDI Data Holding Time	t _{SIH}	_	C _L = 10pF	100	_	_	

AC CHARACTERISTICS (2) (Unless otherwise specified, Ta = 25°C, $V_{DD} = 5V$)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
EXTERNAL RAM INTERFACE								=

Read/Write Cycling Time	t _{RC}	_	XI = 30.72MHz C _L = 20pF	170	330	_	
RAS Pulse Length	tRAS	_	XI = 30.72MHz C _L = 20pF	100	200		
RAS Precharging Time	t _{RP}	_	XI = 30.72MHz C _L = 20pF	60	130	l	ns
CAS-RAS Precharging Time	^t CRP	_	XI = 30.72MHz C _L = 20pF	5	60		
CAS Holding Time	^t CSH	_	XI = 30.72MHz C _L = 20pF	100	260	_	

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
RAS Holding Time	t _{RSH}	_	XI = 30.72MHz C _L = 20pF	40	130	_	
CAS Pulse Length	tCAS	_	XI = 30.72MHz C _L = 20pF	40	190	_	
Low Address Setup Time	tASR	_	XI = 30.72MHz C _L = 20pF	0	60	_	
Low Address Holding Time	t _{RAH}	_	XI = 30.72MHz C _L = 20pF	10	30	_	
Column Address Setup Time	tASC	_	XI = 30.72MHz C _L = 20pF	0	30	_	
Column Address Holding Time	^t CAH	_	XI = 30.72MHz C _L = 20pF	15	190	_	
CE Address Setup Time	tASE	_	XI = 30.72MHz C _L = 20pF	0	60	_	ns
CE Holding Time	^t AHC		XI = 30.72MHz C _L = 20pF	30	260	_	113
RAS Holding Time (OE Standard)	^t ROH	_	XI = 30.72MHz C _L = 20pF	20	130	_	
OE Pulse Length	tOE	_	XI = 30.72MHz C _L = 20pF	_	190	_	
Write Command Pulse Length	t _{WP}	_	XI = 30.72MHz C _L = 20pF	15	190	_	
Write Command Holding Time	tWCH	_	XI = 30.72MHz C _L = 20pF	15	130	_	
Data Input Setup Time	t _{DS}	_	XI = 30.72MHz C _L = 20pF	0	30	_	
Data Input Holding Time	t _{DH}	_	XI = 30.72MHz C _L = 20pF	15	290	_	


AC CHARACTERISTICS (3) (Unless otherwise specified, Ta = 25°C, $V_{DD} = 5V$)

		•					
CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
MICROCOMPUTER INTERFACE							
CS-IFCK Delay Time	t ₁	_	C _L = 10pF	2.0	2.5	_	μς
I/F Clock Periodity	t ₂	_	C _L = 10pF	4.0	5.0	_	
I/F Clock "L" Period Length	t ₃	_	C _L = 10pF	2.0	2.5	_	
I/F Clock "H" Period Length	t ₄	_	C _L = 10pF	2.0	2.5	_	
CHK Data Transfer Time	t ₅	_	C _L = 10pF	_	0.5	_	
IFDT Data Setup Time	t ₆	_	C _L = 10pF	0.5	1.0	_	
ACK Transfer Time (1)	t ₇	_	C _L = 10pF	_	_	0.5	
ACK Transfer Time (2)	t ₈	_	C _L = 10pF	_	_	0.5	
IFCD-IFCK Delay Time	t9	_	C _L = 10pF	0.0	_	_	
IFCK-IFCD Delay Time	t ₁₀	_	C _L = 10pF	0.5	1.0	_	
IFCD-CS Delay Time	t ₁₁	_	C _L = 10pF	2.0	2.5	_	
IFDT-"H" Level Transition Time	t ₁₂	_	C _L = 10pF	0.0	_	_	
CS-DCHK Transfer Time	t ₁₃	_	C _L = 10pF	_	_	0.5	
CS-ACK Transfer Time	t ₁₄	_	C _L = 10pF	_	_	0.5	
IFCD-CS Transfer Time	t ₁₅	_	C _L = 10pF	2.0	2.5	_	
Rising Time (tr) Falling Time (tf)	t _{r1}	_	LR, WCK, BCK0 BCK1, SDO0~SDO2 CL = 10pF	_	_	20	ns
	t _{f1}	_			_	10	
	t _{r2}	_	A0~A15, IO0~IO15 RC0~RC3 $C_L = 20pF$		_	20	
	t _{f2}	_		_	_	10	
	t _{r3}	_	OVF, ACK, DCHK C _L = 10pF	_	_	5	
	t _{f3}	_		_	_	60	


CAUTION! An AC timing measurement of (VIH, VIL) (VOH, VOL) has been used as a standard.

AC Special Measurement Points


(1) External clock input terminal




(2) Reset terminal




(3) Audio serial interface






(4) External RAM interface


① READ/WRITE CYCLE TIMING




② RAS (CE) REFRESH CYCLE TIMING ONLY



(2)






TC9331F-

OUTLINE DRAWING QFP80-P-1420-0.80A

Unit: mm



Weight: 1.57g (Typ.)