

Hi8 System Detection IC

Description


The CXD2107M is a Hi8 system detection IC that uses composite sync and RF signal input to determine whether the Hi8 system or the standard 8 mm system is being used.

Features

- TTL level-compatible at I/O level
- Single 5V power supply

Applications

Hi8 system detection



Structure

Silicon gate CMOS IC

Absolute Maximum Ratings (Ta=25°C)


- Supply voltage V_{DD} V_{SS} -0.5 to +7.0 V
- Input voltage V_I V_{SS} -0.5 to V_{DD} +0.5 V
- Output voltage V_O V_{SS} -0.5 to V_{DD} +0.5 V
- Operating temperature T_{opr} -20 to +75 °C
- Storage temperature T_{stg} -55 to +150 °C

* $V_{SS}=0V$

Recommended Operating Conditions

- Supply voltage V_{DD} +4.5 to +5.5 V
- Operating temperature T_{opr} -20 to +75 °C

Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


Description of Functions

This IC counts the number of pulses in the RF signal during the composite sync interval in order to discriminate between E (Hi8) mode and L (standard) mode.

Theoretical values (4.5 μ s interval during composite sync)

8mm (standard)	19
(Hi8)	26
VHS	15
S-VHS	24

An approximately 4.5 μ s interval gate is created using the rising edge of COMP SYNC as a reference. The count value can be changed according to the settings of D1 through D4 pins, and when the number of pulses in the RF signal exceeds the count value, the EH pin is judged to be high. For example, by setting the count value between 19 and 26 for an 8 mm VCR, it is possible to discriminate between standard and Hi8. In addition, for EDET, mode discrimination is made when either L mode or E mode continues for 16H. If the mode does not continue for 16H, the internal counter is reset and the count is restarted. In such instances, the previous mode is held.



E/L discrimination is made by counting the number of pulses in the RF signal corresponding to the Sync Tip portion.

Pin Description

Pin No.	Symbol	I/O	Description																																																																																					
1	RFIN	I	PBY RF signal input.																																																																																					
2	PAL	I	PAL/NTSC switching. High: PAL; Low: NTSC																																																																																					
3	CLRZ	I	Internal counter clear. Normally high.																																																																																					
4	MONITOR	O 3STATE	<p>Monitor of GATE pulse, MASK pulse and counter output pulse.</p> <p>The diagram shows three signals: GATE, MASK, and COUNT. GATE is a pulse that goes high (H) and then returns to low (L). MASK is a pulse that goes high (H) and then returns to low (L). COUNT is a pulse that goes high (H) and then returns to low (L). The MONITOR signal is high (H) during the GATE pulse, high (H) during the MASK pulse, and high (H) during the COUNT pulse. The signal is in a high-impedance state (Z) when both GATE and MASK are low. The signal is low (L) when both GATE and MASK are low and COUNT is low.</p>																																																																																					
5	EDET	O	E discrimination output. Output 16H continuous detection for EH output. High: E mode; Low: L mode																																																																																					
6	EH	O	E discrimination output monitored in 1H units. High: E mode; Low: L mode																																																																																					
7	COMPSYNC	I	Composite sync input.																																																																																					
8	Vcc		Power supply (+5V)																																																																																					
9	FSCIN	I	Color subcarrier (fsc) input. Used as reference clock. NTSC: 3.579545MHz; PAL: 4.433619MHz																																																																																					
11	DOP	I	Drop-out compensation pulse input. EDET output is maintained when high.																																																																																					
10	D4	I	<p>MAIN COUNTER DATA setting.</p> <table border="1"> <tr> <td>D1</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>D2</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>D3</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>D4</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>Count</td> <td>32</td> <td>31</td> <td>30</td> <td>29</td> <td>28</td> <td>27</td> <td>26</td> <td>25</td> <td>24</td> <td>23</td> <td>22</td> <td>21</td> <td>20</td> <td>19</td> <td>18</td> <td>17</td> </tr> </table>	D1	L	H	L	H	L	H	L	H	L	H	L	H	L	H	L	H	D2	L	L	H	H	L	L	H	H	L	L	H	H	L	L	H	H	D3	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	D4	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	Count	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
D1	L	H		L	H	L	H	L	H	L	H	L	H	L	H	L	H																																																																							
D2	L	L		H	H	L	L	H	H	L	L	H	H	L	L	H	H																																																																							
D3	L	L		L	L	H	H	H	H	L	L	L	L	H	H	H	H																																																																							
D4	L	L		L	L	L	L	L	L	H	H	H	H	H	H	H	H																																																																							
Count	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17																																																																								
12	D3	I																																																																																						
13	D2	I																																																																																						
14	D1	I																																																																																						
15	TEST	I	TEST control input. Composite sync input MASK is turned off when high. Normally low.																																																																																					
16	GND		GND.																																																																																					

Electrical Characteristics


• DC characteristics

(V_{DD}=5V ± 10%, V_{SS}=0V, T_{opr}=-20 to +75 °C)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage	V _{IHT}	TTL input cell	2.2			V
	V _{ILT}				0.8	V
Input amplitude	V _{IN}	RFIN and FSCIN pin *	0.3			V _{p-p}
Output voltage	V _{OH}	I _{OH} =-4mA	3.7			V
	V _{OL}	I _{OL} =4mA			0.4	V
Input leak current	I _{LI}		-10		10	μA
Output leak current	I _{oz}		-40		40	μA

* Maximum input frequency: 10MHz


Timing Chart (1)



For Hi8 (In the example where MAIN COUNT is 24, D1 to 3 are low and D4 is high.)

* When Hi8 is being used, the MAIN COUNTER counts 24 pulses and EH is high.


Timing Chart (2)



For standard (In the example where MAIN COUNT is 24, D1 to 3 are low and D4 is high.)

* When standard is being used, the MAIN COUNTER can not count 24 pulses and EH is low.


Timing Chart (3)



EDET output (16H continuous discrimination)

* If EH output is fixed at one level for 16H continuously, EDET is judged to be E or L. If the level is not fixed for 16H continuously, the previous judgment is maintained.


Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit : mm

16pin SOP (Plastic) 300mil



SONY NAME	SOP-16P-L121
EIAJ NAME	*SOP016-P-0300-AX
JEDEC CODE	—