

March 1998

Quad Gated Non-Inverting Power Driver

Features

- Four 600mA Non-Inverting Power Output Drivers
- 50V and 1A Maximum Rated Power Output Drivers
- $V_{CE(SUS)}$ Capability 35V
- Inputs Compatible With TTL or 5V CMOS Logic
- Suitable For Resistive, Lamp or Inductive Loads
- Inductive Clamps on Each Output
- High Dissipation Power-Frame Package
- Operating Temperature Ranges -40°C to 105°C

Applications

- Solenoids
- Relays
- Lamps
- Steppers
- Small Motors
- Displays

System Applications

- Automotive
- Appliances
- Industrial Controls
- Robotics

Description



The CA3252 is used to interface low-level logic to high current loads. Each Power Driver has four inverting switches consisting of an inverting logic input stage and an inverting low-side driver output stage. All inputs are 5V TTL/CMOS logic compatible and have a common Enable input. On-chip steering diodes are connected from each output (in pairs) to the CLAMP pins (in pairs) which may be used in conjunction with external zener diodes to protect the IC against over-voltage transients that result from inductive load switching. The CA3252 may be used in a variety of automotive and industrial control applications to drive relays, solenoids, lamps and small motors.

To allow for maximum heat transfer from the chip, all ground pins on the DIP and SOIC packages are directly connected to the mounting pad of the chip. Integral heat spreading lead frames directly connect the bond pad and ground leads for good heat dissipation. In a typical application, the package is mounted on a copper PC Board. By increasing copper ground area on the PC Board, more heat is conducted away from the ground leads. The junction-to-ambient thermal resistances may be reduced to less than 40°C/W with approximately two square inches of copper area.



Ordering Information

PART NUMBER	TEMP. (°C)	PACKAGE	PKG. NO.
CA3252E	-40 to 105	16 Ld PDIP	E16.3
CA3252M	-40 to 105	20 Ld SOIC	M20.3

Pinouts



Functional Block Diagram



TRUTH TABLE (Each Output)

ENABLE	IN	OUT
H	L	L
H	H	H
L	X	H

H = High, L = Low, X = Don't Care

FIGURE 1. CA3252 QUAD NON-INVERTING POWER DRIVER SHOWN WITH TYPICAL APPLICATION LOADS

CA3252




FIGURE 2. SCHEMATIC OF ONE INPUT SECTION




FIGURE 3. TYPICAL LATCHED ON CIRCUIT SWITCHING CONFIGURATION. WHEN V_{IN} IS SWITCHED LOW, THE OUTPUT IS TURNED ON (LOW).

CA3252

Absolute Maximum Ratings

Output Voltage, V_{CEX}	-0.7 to 50V _{DC}
Logic Supply Voltage, V_{CC}	7V
Logic Input Voltage, V_{IN}	-0.7 to 15V
Output Sustaining Voltage, $V_{CE(SUS)}$	35V _{DC}
Output Current, I_O (Note 1)	1A _{DC}

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} °C/W
CA3252E	45
CA3252M	54
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature Soldering (10s Max)	300°C (SOIC - Lead Tips Only)

Operating Conditions

Temperature Range

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


NOTES:

- The Maximum Ambient Temperature is limited for the sustained conditions of the $I_{CC(ON)}$ Supply Current test with all Outputs ON. The total DC current for the CA3252 with all 4 outputs ON should not exceed 0.7A at each output for a total of (4 X 0.7A + Max. I_{CC}) ~ 2.9A. This level of sustained current will significantly increase the on-chip temperature due to increased dissipation. Under any condition, the Absolute Maximum Junction Temperature must not exceed 150°C. While any one loaded output may exceed 0.7A, the maximum rating limit is 1A.
- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $T_A = -40^\circ\text{C}$ to 105°C , $V_{CC} = V_{EN} = 5\text{V}$; Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Output Sustaining Voltage	$V_{CE(SUS)}$	$I_C = 100\text{mA}$, $V_{IN} = 2\text{V}$, $V_{EN} = 2\text{V}$	35	-	V
Output Leakage Current	I_{CEX}	$V_{CE} = 50\text{V}$, $V_{IN} = 2\text{V}$, $V_{EN} = 0.8\text{V}$	-	100	μA
Collector to Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = 100\text{mA}$, $V_{IN} = 0.8\text{V}$	-	0.3	V
		$I_C = 300\text{mA}$, $V_{IN} = 0.8\text{V}$	-	0.5	V
		$I_C = 600\text{mA}$, $V_{IN} = 0.8\text{V}$	-	0.8	V
Input Low Voltage	V_{IL}		-	0.8	V
Input Low Current	I_{IL}	$V_{IN} = 0.4\text{V}$	-15	10	μA
Input High Voltage	V_{IH}	$I_C = 600\text{mA}$	2	-	V
Input High Current	I_{IH}	$I_C = 600\text{mA}$, $V_{IN} = 4.5\text{V}$	-10	-10	μA
Logic Supply Current, All Outputs ON	$I_{CC(ON)}$	$I_C = 600\text{mA}$, All Outputs ON (Note 1)	-	90	mA
Logic Supply Current, All Outputs OFF	$I_{CC(OFF)}$	All Outputs OFF	-	10	mA
Clamp Diode Leakage Current	I_R	$V_R = 50\text{V}$ (Diode Reverse Voltage)	-	100	μA
Clamp Diode Forward Voltage	V_F	$I_F = 0.6\text{A}$	-	1.8	V
		$I_F = 1.2\text{A}$	-	2.0	V
Output Current	I_{OUT}	$V_{IN} = 0.4\text{V}$, $V_{BATT} = +13\text{V}$, Output Load = 10Ω	0.9	-	A
Turn-ON Propagation Delay Time	t_{PHL}	$I_C = 600\text{mA}$	-	10	μs
Turn-OFF Propagation Delay Time	t_{PLH}	$I_C = 600\text{mA}$	-	10	μs
Low Enable Voltage	V_{ENL}		-	0.8	V
Low Enable Current	I_{ENL}	$V_{EN} = 0.4\text{V}$	-15	10	μA
High Enable Voltage	V_{ENH}		2.0	-	V
High Enable Current	I_{ENH}	$V_{EN} \geq 2\text{V}$	-250	+250	μA

Dual-In-Line Plastic Packages (PDIP)



NOTES:


1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	16		16		9

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)



M20.3 (JEDEC MS-013-AC ISSUE C)
20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.0200	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.4961	0.5118	12.60	13.00	3
E	0.2914	0.2992	7.40	7.60	4
e	0.050 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	20		20		7
α	0°	8°	0°	8°	-

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

Sales Office Headquarters

NORTH AMERICA
 Intersil Corporation
 P. O. Box 883, Mail Stop 53-204
 Melbourne, FL 32902
 TEL: (407) 724-7000
 FAX: (407) 724-7240

EUROPE
 Intersil SA
 Mercure Center
 100, Rue de la Fusee
 1130 Brussels, Belgium
 TEL: (32) 2.724.2111
 FAX: (32) 2.724.22.05

ASIA
 Intersil (Taiwan) Ltd.
 Taiwan Limited
 7F-6, No. 101 Fu Hsing North Road
 Taipei, Taiwan
 Republic of China
 TEL: (886) 2 2716 9310
 FAX: (886) 2 2715 3029