HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

IDT70824S/L

FEATURES:

- 4K x 16 Sequential Access Random Access Memory (SARAM™)
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
 - 20ns tAA for random access port
 - 20ns tcp for sequential port
 - 25ns clock cycle time
- Architecture based on Dual-Port RAM cells
- Electrostatic discharge > 2001V, Class II
- · Compatible with Intel BMIC and 82430 PCI Set
- · Width and Depth Expandable
- · Sequential side
 - Address based flags for buffer control
 - Pointer logic supports up to two internal buffers
- Battery backup operation 2V data retention
- TTL-compatible, single 5V (+10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Military product compliant to MIL-STD-883.
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications.


DESCRIPTION:

The IDT70824 is a high-speed 4K x 16-bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 900mW of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70824 is packaged in a 80-pin Thin Plastic Quad Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark and SARAM is a trademark of Integrated Device Technology, Inc.

3099 drw 01

PIN CONFIGURATIONS (1,2)





NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

PIN DESCRIPTIONS: RANDOM ACCESS PORT

SYMBOL	NAME	I/O ⁽¹⁾	DESCRIPTION
A0-A11	Address Lines	I	Address inputs to access the 4096-word (16 bit) memory array.
I/O0-I/O15	Inputs/Outputs	I	Random access data inputs/outputs for 16-bit wide data.
CE	Chip Enable	I	When $\overline{\text{CE}}$ is LOW, the random access port is enabled. When $\overline{\text{CE}}$ is HIGH, the random access port is disabled into power-down mode and the I/O outputs are in the high-impedance state. All data is retained during $\overline{\text{CE}} = \text{VIH}$, unless it is altered by the sequential port. $\overline{\text{CE}}$ and $\overline{\text{CMD}}$ may not be LOW at the same time.
CMD	Control Register Enable	1	When $\overline{\text{CMD}}$ is LOW, Address lines A0-A2, R/W, and inputs/outputs I/O0-I/O11, are used to access the control register, the flag register, and the start and end of buffer registers. $\overline{\text{CMD}}$ and $\overline{\text{CE}}$ may not be LOW at the same time.
R/W	Read/Write Enable	ı	If $\overline{\text{CE}}$ is LOW and $\overline{\text{CMD}}$ is HIGH, data is written into the array when R/ $\overline{\text{W}}$ is LOW and read out of the array when R/ $\overline{\text{W}}$ is HIGH. If $\overline{\text{CE}}$ is HIGH and $\overline{\text{CMD}}$ is LOW, R/ $\overline{\text{W}}$ is used to access the buffer command registers. $\overline{\text{CE}}$ and $\overline{\text{CMD}}$ may not be LOW at the same time.
ŌĒ	Output Enable	I	When \overline{OE} is LOW and R/ \overline{W} is HIGH, I/O0-I/O15 outputs are enabled. When \overline{OE} is HIGH, the I/O outputs are in the high-impedance state.
LB,UB	Lower Byte, Upper Byte Enables	I	When \overline{LB} is LOW, I/O0-I/O7 are accessible for read and write operations. When \overline{LB} is HIGH, I/O0-I/O7 are tri-stated and blocked during read and write operations. \overline{UB} controls access for I/O8-I/O15 in the same manner and is asynchronous from \overline{LB} .
VCC	Power Supply		Seven +5V power supply pins. All Vcc pins must be connected to the same +5V VCC supply.
GND	Ground		Ten Ground pins. All Ground pins must be connected to the same Ground supply.

3099 tbl 01

PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

SYMBOL	NAME	I/O ⁽¹⁾	DESCRIPTION
SI/O0-15	Inputs	I/O	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	I	SI/O0-SI/O15, SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW.
SCE	Chip Enable	I	When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SI/O outputs are in the high-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Counter Enable	Ι	When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. This function is independent of SCE.
SR/W	Read/Write Enable	I	When SR/W and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/W is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. Termination of a Write cycle is done on the Low-to-High transistion of SCLK if SR/W or SCE is High.
SLD	Address Pointer Load Control	_	When \$\overline{\substack}
SSTRT1, SSTRT2	Load Start of Address Register	I	When SSTRT1 or SSTRT2 is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
EOB1, EOB2	End of Buffer Flag	0	EOB1 or EOB2 is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into bit 0 and/or bit 1 of the control register at address 101. EOB1 and EOB2 are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	I	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SI/O output bus is in the high-impedance state. SOE is asynchronous to SCLK.
RST	Reset	Ι	When $\overline{\text{RST}}$ is LOW, all internal registers are set to their default state, the address pointer is set to zero and the $\overline{\text{EOB}}$ 1 and $\overline{\text{EOB}}$ 2 flags are set HIGH. $\overline{\text{RST}}$ is asynchronous to SCLK.

NOTE:

3099 tbl 02

1. "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTES:

1099 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC	
Military	−55°C to +125°C	0V	5.0V ± 10%	
Commercial	0°C to +70°C	0V	5.0V ± 10%	

3099 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0(2)	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTES:

3099 tbl 05

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE⁽¹⁾

 $(TA = +25^{\circ}C, F = 1.0MHz)TQFP ONLY$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COUT	Output Capacitance	VOUT = 3dV	10	pF

NOTES:

3099 tbl 06

- This parameter is determined by device characterization, but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7	0824S	IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current ⁽¹⁾	VCC = Max. VIN = GND to VCC	_	5.0	1	1.0	μΑ
ILO	Output Leakage Current	VCC = Max. \overline{CE} and \overline{SCE} = VIH VOUT = GND to VCC	_	5.0		1.0	μА
VOL	Output Low Voltage	IOL = 4mA, VCC = Min.	_	0.4	_	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	2.4	_	V

NOTE:

3099 tbl 07

1. At Vcc ≤ 2.0V input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VCC = $5.0V \pm 10\%$)

		Test		70824 Com'l.		70824 Com'l.		70824	X35	70824X45		
Symbol	Parameter	Condition	Version		Max.	Typ. ⁽²⁾	•	Тур.(2)	Max.	Тур.(2)	Max.	Unit
ICC	Dynamic Operating Current	CE = VIL, Outputs Open, SCE = VIL ⁽⁵⁾	MIL. S L	_	_ _	_	_	160 160	400 340	155 155	400 340	mΑ
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L. S L	180 180	380 330	170 170	360 310	160 160	340 290	155 155	340 290	
ISB1	Standby Current (Both Ports - TTL Level	$\overline{\text{SCE}}$ and $\overline{\text{CE}} \ge \text{VIH}^{(7)}$ $\overline{\text{CMD}} = \text{VIH}$	MIL. S L			_		20 20	85 65	16 16	85 65	mA
	Inputs)	$f = fMAX^{(3)}$	COM'L. S L	25 25	70 50	25 25	70 50	20 20	70 50	16 16	70 50	
ISB2	Standby Current (One Port - TTL Level	CE or SCE = VIH Active Port Outputs	MIL. S	_	_	_	_	95 95	290 250	90 90	290 250	mA
	Input)	Open, $f = fMAX^{(3)}$	COM'L. S L	115 115	260 230	105 105	250 220	95 95	240 210	90 90	240 210	
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports \overline{CE} and $\overline{SCE} \ge VCC - 0.2V^{(6)}$	MIL. S L					1.0 0.2	30 10	1.0 0.2	30 10	mA
	Level Inputs)	$\begin{aligned} &\text{VIN} \geq \text{VCC - 0.2V or} \\ &\text{VIN} \leq \text{0.2V, f} = 0^{(4)} \end{aligned}$	COM'L. S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port \overline{CE} or $\overline{SCE} \ge VCC - 0.2V^{(6,7)}$ Outputs Open	MIL. S L	_ _	_	_	_	90 90	260 215	85 85	260 215	mA
		(Active port), $f = f_{MAX}^{(3)}$ VIN \geq VCC - 0.2V or	COM'L. S	110	240	100	230	90	220	85	220	
		VIN ≤ 0.2V	L	110	200	100	190	90	180	85	180	

NOTES:

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 5V, Ta = +25°C; guaranteed by device characterization but not production tested.
- 3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/tRC.
- 4. f = 0 means no address or control lines change.
- 5. SCE may transition, but is Low (SCE=VIL) when clocked in by SCLK.
- 6. SCE may be ≤ 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.
- 7. If one port is enabled (either CE or SCE = Low) then the other port is disabled (SCE or CE = High, respectively). CMOS High ≥ Vcc 0.2V and Low ≤ 0.2V, and TTL High = V_I and Low = V_I.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L VERSION ONLY) ($VLC \le 0.2V$, $VHC \ge VCC - 0.2V$)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	VCC for Data Retention	VCC = 2V		2.0	_	_	V
ICCDR	Data Retention Current	CE = VHC	MIL.	_	100	4000	μΑ
		VIN = VHC or = VLC	COM'L.	_	100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SCE} = VHC^{(4)}$ when S	CLK= _/	0	_	_	ns
tR ⁽³⁾	Operation Recovery Time	CMD ≥ VHC		tRC ⁽²⁾		_	ns

NOTES

3099 tbl 09

- 1. TA = +25°C, Vcc = 2V; guaranteed by device characterization but not production tested.
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. To initiate data retention, SCE = VIH must be clocked in.

DATA RETENTION POWER DOWN/UP WAVEFORM (RANDOM AND SEQUENTIAL PORT)(1, 2)



- 1. SCE is synchronized to the sequential clock input.
- 2. $\overline{\text{CMD}}$ > Vcc 0.2V.





Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ,tOHZ,tWHZ, tCKHZ, and tCKLZ)
Including scope and jig.



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1, 2, and 3
	3099 tbl 10

Figure 3. Lumped Capacitance Load Typical Derating Curve

TRUTH TABLE I – RANDOM ACCESS READ AND WRITE (1,2)

		Inp	uts/Oı	ıtputs	;			MODE
CE	CMD	R/W	ŌĒ	ĪΒ	ŪB	I/O ₀ -I/O ₇	I/O8-I/O15	
L	Н	Н	L	L	L	DATAOUT	DATAOUT	Read both Bytes.
L	Н	Н	L	L	Н	DATAOUT	High-Z	Read lower Byte only.
L	Н	Н	L	Н	L	High-Z	DATAOUT	Read upper Byte only.
L	Н	L	H ⁽³⁾	L	L	DATAIN	DATAIN	Write to both Bytes.
L	Н	L	H ⁽³⁾	L	Н	DATAIN	High-Z	Write to lower Byte only.
L	Н	L	H ⁽³⁾	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	Х	Х	Х	Х	High-Z	High-Z	Both Bytes deselected and powered down.
L	Н	Н	Н	Х	Х	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Χ	Н	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write I/O ₀ -I/O ₁₁ to the Buffer Command Register.
Н	L	Н	L	L ⁽⁴⁾	L ⁽⁴⁾	DATAOUT	DATAOUT	Read contents of the Buffer Command Register via I/Oo-I/O12.

NOTES:

3099 tbl 11

- 1. H = V_IH, L = V_IL, X = Don't Care, and High-Z = High-impedance.
 2. RST, SCE, CNTEN, SRW, SLD, SSTRT1, SSTRT2, SCLK, SI/O₀-SI/O₁₅, EOB1, EOB2, and SOE are unrelated to the random access port control and
- 3. If $\overline{OE} = VIL$ during write, twHz must be added to the twP or tcw write pulse width to allow the bus to float prior to being driven.
- 4. Byte operations to control register using $\overline{\text{UB}}$ and $\overline{\text{LB}}$ separately are also allowed.

TRUTH TABLE II - SEQUENTIAL READ (1,2,3,6,8)

		Inpu	ıts/Out	puts				MODE
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SI/O	
\mathcal{I}	L	L	Н	LOW	LAST	L	[EOB1]	Counter Advanced Sequential Read with EOB1 reached.
1	L	Н	Н	LAST	LAST	L	[EOB1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached.
\mathcal{I}	L	L	Н	LAST	LOW	L	[EOB2]	Counter Advanced Sequential Read with EOB2 reached.
1	L	Н	Н	LAST	LAST	L	[EOB2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached.
F	L	L	Н	LOW	LOW	Н	HIGH-Z	Counter Advanced Sequential Non-Read with $\overline{\text{EOB}}1$ and $\overline{\text{EOB}}2$ reached.

TRUTH TABLE III - SEQUENTIAL WRITE (1,2,3,4,5,6,7,8)

3099 tbl 12

Inputs/Outputs								MODE
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SI/O	
<i>_</i>	L	Н	L	LAST	LAST	Н	SI/OIN	Non-Counter Advanced Sequential Write, without EOB1 or EOB2 reached
1	L	L	L	LOW	LOW	Н	SI/OIN	Counter Advanced Sequential Write with EOB1 and EOB2 reached.
1	Н	Н	Х	LAST	LAST	Х	High-Z	No Write or Read due to Sequential port Deselect. No counter advance.
<u> </u>	Н	L	Х	NEXT	NEXT	Х	High-Z	No Write or Read due to Sequential port Deselect. Conter does advance.

NOTES:

3099 tbl 13

- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance. LOW = Vol.
- 2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.
- 3. $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{NW}}$, $\overline{\text{CMD}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and I/O₀-I/O₁₅ are unrelated to the sequential port control and operation except for $\overline{\text{CMD}}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
- 4. SOE must be HIGH (SOE=VIH) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which $SR/\overline{W} = VIL$.
- 5. SI/OIN refers to SI/O0-SI/O15 inputs.
- 6. "LAST" refers to the previous value still being output, no change.
- 7. Termination of a write is done on the Low-to-High transition of SCLK if SR/W or SCE is High.
- 8. When CLKEN=Low, the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle after Reset, Read (and write) Cycle".

TRUTH TABLE IV – SEQUENTIAL ADDRESS POINTER OPERATIONS $^{(1,2,3,4,5)}$

	Inputs/Outputs									
SCLK	CLK SLD SSTRT1 SSTRT2 SOE		SOE	MODE						
1	Н	L	Н	Х	Start address for Buffer #1 loaded into Address Pointer.					
\mathcal{I}	Н	Н	L	Х	Start address for Buffer #2 loaded into Address Pointer.					
5	L	Н	Н	H ⁽⁶⁾	Data on SI/O ₀ -SI/O ₁₂ loaded into Address Pointer .					

NOTES:

3099 tbl 14


- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
- 2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.
- 3. $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{NW}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and I/O₀-I/O₁₅ are unrelated to the sequential port control and operation, except for $\overline{\text{CMD}}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\text{CMD}}$ should be HIGH (CMD = VIH) during sequential port access.
- 4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- 5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.
- 6. SOE may be LOW with SCE deselect or in the write mode using SR/W.

ADDRESS POINTER LOAD CONTROL (SLD)

In SLD mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When SLD is LOW, data on the inputs SI/O0-SI/O11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the

address location contained in the data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.


SLD MODE (1)



NOTE:

1. At SCLK edge (A), SI/Oo-SI/O11 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1,2 must be high to ensure for proper sequential address pointer loading. For SSTRT1 or SSTRT2, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

SEQUENTIAL LOAD OF ADDRESS INTO POINTER/COUNTER (1)



3099 drw 09

NOTE:

1. "H" = VIH and "L" = VIL for the SI/O intput state.

Reset (RST)

Setting \overline{RST} LOW resets the control state of the SARAM. \overline{RST} functions asynchronously of SCLK (i.e. not registered). The default states after a reset operation are displayed in the adjacent chart.

Register	Contents
Address Pointer	0
EOB Flags	Cleared to High state
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (1)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2 ⁽¹⁾	Cleared (set at invalid points)
End Address Buffer #2 ⁽¹⁾	Cleared (set at invalid points)
Registered State	$\overline{SCE} = VIH, SR/\overline{W} = VIL$

NOTE:

3099 tbl 15

BUFFER COMMAND MODE (CMD)

Buffer Command Mode ($\overline{\text{CMD}}$) allows the random access port to control the state of the two buffers. Address pins A0-A2 and I/O pins I/O0-I/O11 are used to access the start of buffer and the end of buffer addresses and to set the flow control

mode of each buffer. The Buffer Command Mode also allows reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A11 and data I/O bits I/O12-I/O15 are not used during this operation.

RANDOM ACCESS PORT CMD MODE(1)

			
Case #	A2-A0	R/ ₩	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through I/Oo-I/O11.
2	001	0 (1)	Write (read) the end address of Buffer #1 through I/Oo-I/O11.
3	010	0 (1)	Write (read) the start address of Buffer #2 through I/Oo-I/O11.
4	011	0 (1)	Write (read) the end address of Buffer #2 through I/Oo-I/O11.
5	100	0 (1)	Write (read) flow control register
6	101	0	Write only – clear EOB1 and/or EOB2 flag
7	101	1	Read only – flag status register
8	110/111	(X)	(Reserved)

NOTE:

3099 tbl 16

CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION (1,2)

	15	14	13	12	11 0	
MSB	Н	Н	Н	L	Address Loaded into Buffer	LSB I/O BITS

3099 drw 10

NOTES:

- 1. "H" = VoH for I/O in the output state and "Don't Cares" for I/O in the input state. "L" = VIL for I/O in the input state.
- 2. A write into the buffer occurs when R/W = VIL and a read when R/W = VIH. EOB1/SOB1 and EOB2/SOB2 are chosen through address A0-A2 while CMD = VIL and CE = VIH.

CASE 5: BUFFER FLOW MODES


Within the SARAM, the user can designate one of two buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the

corresponding EOB flag and continues from the start address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. There is no linear or mask mode available.

Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section.

^{1.} R/\overline{W} input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

FLOW CONTROL REGISTER DESCRIPTION(1,2)



NOTES:

- 1. "H" = VOH for I/O in the output state and "Don't Cares" for I/O in the input state.
- 2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by RST, SLD, SSTRT1 and SSTRT2 operations.

FLOW CONTROL BITS(5)


Flow C	ontrol Bits	
Bit 1 & Bit 0	Mode	
(Bit 3 & Bit 2)		Functional Description
00	BUFFER	EOB1 (EOB2) is asserted (Active Low output) when the pointer matches the end address of Buffer
	CHAINING	#1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1). ^(1,3)
01	STOP	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address (EOB address + 1), if CNTEN is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on EOB. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. (1,2,4)

NOTES:

3099 tbl 17

- 1. EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
- 2. CMD Flow Control bits are unchanged, the count does not continue advancement.
- 3. If $\overline{EOB_1}$ and $\overline{EOB_2}$ are equal, then the pointer will jump to the start of Buffer #1.
- 4. If the counter has stopped at EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK; otherwise the flow control will remain in the stop mode.
- 5. Flow Control Bit settings of '10' and '11' are reserved.
- 6. Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section. RST conditions are not set to valid addresses.

CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION(1)



3099 drw 12

CASE 6: FLAG STATUS REGISTER WRITE CONDITIONS(1)

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag EOB1, (EOB2).
1	No change to the Buffer Flag. (2)

NOTES: 3099 tbl 18

- 1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone, or both may be cleared.
- 2. Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

CASE 7: FLAG STATUS REGISTER READ CONDITIONS

Flag Status Bit 0, (Bit 1)	Functional Description
	EOB1 (EOB2) flag has not been set, the Pointer has not reached the End of the Buffer.
1	EOB1 (EOB2) flag has been set, the Pointer has reached the End of the Buffer.

3099 tbl 19

CASES 8 AND 9: (RESERVED)

Illegal operations. All outputs will be HIGH on the I/O bus during a READ.

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (2,3)

			IDT70824X20		824X25	IDT70824X35		IDT70824X45		
		Com'l.	. Only	Com'l. Only		<u> </u>				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
tRC	Read Cycle Time	20	_	25	_	35	_	45	_	ns
tAA	Address Access Time	1	20		25	_	35	_	45	ns
tACE	Chip Enable Access Time	_	20	_	25	_	35	_	45	ns
tBE	Byte Enable Access Time	_	20	_	25	_	35		45	ns
tOE	Output Enable Access Time	_	10	_	10	_	15	_	20	ns
tOH	Output Hold from Address Change	3	_	3	_	3	_	3		ns
tCLZ	Chip Select Low-Z Time(1)	3	_	3	_	3	_	3	_	ns
tBLZ	Byte Enable Low-Z Time(1)	3	_	3	_	3	_	3	_	ns
tOLZ	Output Enable Low-Z Time(1)	2	_	2	_	2	_	2	_	ns
tCHZ	Chip Select High-Z Time(1)	_	10	_	12	_	15	_	15	ns
tBHZ	Byte Enable High-Z Time ⁽¹⁾	_	10	_	12	_	15	_	15	ns
tOHZ	Output Enable High-Z Time ⁽¹⁾	_	9	_	11	_	15	_	15	ns
tPU	Chip Select Power-Up Time	0	_	0	_	0	_	0		ns
tPD	Chip Select Power-Down Time	_	20	_	25	_	35	_	45	ns

NOTES:

- 0000 11.1.00
- 1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
- 2. "X" in part number indicates power rating (S or L).
- 3. CMD access follows standard timing listed for both read and write accesses, ($\overline{CE} = VIH$ when $\overline{CMD} = VIL$) or ($\overline{CMD} = VIH$ when $\overline{CE} = VIL$).

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (2,4)


		IDT70824X20		IDT70824X25		IDT70824X35		IDT70824X45		
		Com'l.	Com'l. Only		Com'l. Only					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE									
tWC	Write Cycle Time	20	_	25	_	35	_	45	_	ns
tCW	Chip Select to End-of-Write	15	_	20	_	25	_	30	_	ns
tAW	Address Valid to End-of-Write(3)	15	_	20	_	25	_	30	_	ns
tAS	Address Set-up Time	0	_	0	_	0	_	0	_	ns
tWP	Write Pulse Width ⁽³⁾	13	_	20	_	25	_	30	_	ns
tBP	Byte Enable Pulse Width ⁽³⁾	15	_	20	_	25	_	30	_	ns
tWR	Write Recovery Time	0	_	0		0	_	0	_	ns
tWHZ	Write Enable Output High-Z Time(1)	_	10	_	12	_	15	_	15	ns
tDW	Data Set-up Time	13	_	15		20	_	25	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tOW	Output Active from End-of-Write	3	_	3	l —	3	_	3	_	ns

NOTES:

3099 tbl 21

- 1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
- "X" in part number indicates power rating (S or L).
- 3. \overline{OE} is continuously HIGH, \overline{OE} = ViH. If during the R/ \overline{W} controlled write cycle the \overline{OE} is LOW, twp must be greater or equal to twHz + tDW to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tDW. If \overline{OE} is HIGH during the R/ \overline{W} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degradation to tcw timing.


4. CMD access follows standard timing listed for both read and write accesses, ($\overline{CE} = VIH$ when $\overline{CMD} = VIL$) or ($\overline{CMD} = VIH$ when $\overline{CE} = VIL$).



NOTES:

- 1. R/W is HIGH for Read cycle.
- 2. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW; otherwise tax is the limiting parameter.


RANDOM ACCESS PORT WAVEFORM: READ CYCLE BUFFER COMMAND MODE




NOTE:

1. $\overline{CE} = VIH \text{ when } \overline{CMD} = VIL.$

RANDOM ACCESS PORT WAVEFORM: WRITE CYCLE NO.1 (R/W CONTROLLED TIMING) (1,6)



RANDOM ACCESS PORT WAVEFORM: WRITE CYCLE NO.2 (CE, LB, AND/OR UB CONTROLLED TIMING)(1,6,7)



- R/W, CE, or LB and UB must be inactive during all address transitions.
 A write occurs during the overlap of R/W = VIL, CE = VIL and LB = VIL and/or UB = VIL.
- 3. two is measured from the earlier of \overline{CE} (and \overline{LB} and/or \overline{UB}) or R/\overline{W} going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state and the input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. $\overline{\text{OE}}$ is continuously HIGH, $\overline{\text{OE}}$ = ViH. If during the R/W controlled write cycle the $\overline{\text{OE}}$ is LOW, twp must be greater or equal to twHz + tow to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tow. If \overline{OE} is HIGH during the R/W controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the CE controlled write cycle, OE may be LOW with no degregation to tcw timing.
- 7. I/OouT is never enabled, therefore the output is in High-Z state during the entire write cycle.
- 8. CMD access follows the standard CE access described above. If CMD = VIL, then CE must = VIH or, when CE = VIL, CMD must = VIH.

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾

		IDT70824X20 IDT70824X25 Com'l. Only Com'l. Only		IDT70824X35		IDT70824X45				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE									
tCYC	Sequential Clock Cycle Time	25	_	30	_	40	_	50	_	ns
tCH	Clock Pulse High	10	_	12	_	15	_	18	_	ns
tCL	Clock Pulse Low	10	_	12	_	15	_	18	_	ns
tES	Count Enable and Address Pointer Set-up Time	5	_	5	_	6	_	6	_	ns
tEH	Count Enable and Address Pointer Hold Time	2	_	2	_	2	_	2	_	ns
tSOE	Output Enable to Data Valid	_	8	_	10	_	15	_	20	ns
tOLZ	Output Enable Low-Z Time(1)	2	_	2	_	2	_	2	_	ns
tOHZ	Output Enable High-Z Time ⁽¹⁾	_	9	_	11	_	15	_	15	ns
tCD	Clock to Valid Data	_	20	_	25	_	35	_	45	ns
tCKHZ	Clock High-Z Time ⁽¹⁾	_	12	_	14	_	17	_	20	ns
tCKLZ	Clock Low-Z Time ⁽¹⁾	3	_	3	_	3	_	3	_	ns
tEB	Clock to EOB	_	13	_	15	_	18	_	23	ns

NOTES:

3099 tbl 22

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾

		IDT70824X20 Com'l. Only		IDT70824X25 Com'l. Only		IDT70824X35		IDT70824X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE									
tCYC	Sequential Clock Cycle Time	25	_	30	_	40	_	50	_	ns
tFS	Flow Restart Time	13	_	15	_	20	_	20	_	ns
tWS	Chip Select and Read/Write Set-up Time	5	_	5	_	6	_	6		ns
tWH	Chip Select and Read/Write Hold Time	2	_	2	_	2	_	2	_	ns
tDS	Input Data Set-up Time	5	_	5	_	6	_	6	_	ns
tDH	Input Data Hold Time	2	_	2	_	2	_	2	_	ns

NOTE:

3099 tbl 23

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾

		IDT70	IDT70824X20		IDT70824X25		IDT70824X35		IDT70824X45	
		Com'	Com'l. Only		Com'l. Only					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
RESET CYCLE										
tRSPW	Reset Pulse Width	13	_	15		20	_	20	_	ns
tWERS	Write Enable High to Reset High	10	_	10	_	10	_	10	_	ns
tRSRC	Reset High to Write Enable Low	10	_	10		10	_	10	_	ns
tRSFV	Reset High to Flag Valid	15	_	20	_	25	_	25	_	ns

NOTE:

3099 tbl 24


^{1.} Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.

^{2. &}quot;X" in part numbers indicates power rating (S or L).


^{1. &}quot;X" in part numbers indicates power rating (S or L).

^{1. &}quot;X" in part numbers indicates power rating (S or L).

SEQUENTIAL PORT WAVEFORM: WRITE, POINTER LOAD, NON-INCREMENTING READ




SEQUENTIAL PORT WAVEFORM: WRITE, POINTER LOAD, BURST READ



NOTES:

- 1. If $\overline{SLD} = VIL$, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IH}}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following $\overline{\text{SLD}}$ even if $\overline{\text{CNTEN}}$ is LOW.


SEQUENTIAL PORT WAVEFORM: READ STRT/EOB FLAG TIMING




NOTES:

- 1. If \overline{SSTRT}_1 or $\overline{SSTRT}_2 = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be High on Power-Up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a Read. SOE may be used to control the bus contention and permit a Write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = VIL$, data would be written to D0 again since $\overline{CNTEN} = VIH$.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

SEQUENTIAL PORT WAVEFORM: WRITE CYCLES




SEQUENTIAL PORT WAVEFORM: BURST WRITE CYCLES



NOTES:

- 1. If $\overline{SLD} = VIL$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following $\overline{\text{SLD}}$ even if $\overline{\text{CNTEN}}$ is Low.
- 4. If $SR/\overline{W} = V_{IL}$, data would be written to D0 again since $\overline{CNTEN} = V_{IH}$.
- 5. $\overline{SOE} = V_{IL}$ makes no difference at this point since the $SR\overline{W} = V_{IL}$ disables the output until $SR/\overline{W} = V_{IH}$ is clocked in on the next rising clock edge.


SEQUENTIAL PORT WAVEFORM: WRITE CYCLES(STRT/EOB FLAG TIMING)




NOTES:

- 1. If \overline{SSTRT}_1 or $\overline{SSTRT}_2 = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IH}}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be High on Power-Up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a Read. SOE may be used to control the bus contention and permit a Write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = VIL$, data would be written to D0 again since $\overline{CNTEN} = VIH$.
- 6. $\overline{SOE} = V_{\parallel L}$ makes no difference at this point since the $SR/\overline{W} = V_{\parallel L}$ disables the output until $SR/\overline{W} = V_{\parallel H}$ is clocked in on the next rising clock edge.






SEQUENTIAL COUNTER ENABLE CYCLE AFTER RESET, READ CYCLE(1, 4)




NOTES:

- 1. 'D0' represents data input for Address=0, 'D1' represents data input for Address=1, etc.
- 1. If CNTEN=VIL then 'D1' would be written into 'A1' at this point.
- 3. Data output is available at a tcp after the SR/W=VIH is clocked. The RST sets SR/W=Low internally and therefore disables the output until the next clock.
- 4. SCE=VIL throughout all cycles.
- 5. If CNTEN=VIL then 'D1' would be clocked out (read) at this point.
- 6. SR/W=VIL.

RANDOM ACCESS PORT WAVEFORM: RESET TIMING



RANDOM ACCESS PORT WAVEFORM: RESTART TIMING OF SEQUENTIAL PORT (1)



NOTES

- 1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
- 2. "0" is written to Bit 4 from the random port at address [A2 A0] = 100, when $\overline{\text{CMD}} = \text{VIL}$ and $\overline{\text{CE}} = \text{VIH}$. The device is in the Buffer Command Mode (see Case 5).
- 3. CLR is an internal signal only and is shown for reference only.
- 4. Sequential port must also prohibit SR/W or SCE from being low for twers and trsnc periods, or SCLK must not toggle from Low-to-High until after trsnc.

ORDERING INFORMATION

