DRAM

1 MEG x 16 DRAM

3.3V, EDO PAGE MODE, OPTIONAL EXTENDED REFRESH

AVAILABLE AS MILITARY SPECIFICATIONS

- MIL-STD 883
- SMD Planned

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- · High-performance CMOS silicon-gate process
- Single $+3.3V \pm 0.3V$ power supply
- All device pins are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN
- BYTE WRITE access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Low power, 0.3mW standby; 180mW active, typical
- · Extended Data-Out (EDO) PAGE access cycle
- 5V-tolerant I/Os (5.5V maximum VIH level)

OPTIONS • Timing 60ns access (Contact Factory) 70ns access 80ns access • Refresh Rate Standard 16ms period MARKING -6 7 8 -7 8 0 None


 Packages 		
Ceramic SOJ	ECJ	No. 506
Ceramic Gull Wing	ECG	No. 604
Ceramic LCC	EC	No. 213

KEY TIMING PARAMETERS

SPEED	^t RC	^t RAC	^t PC	^t AA	^t CAC	tCAS
-6	105ns	60ns	25ns	30ns	15ns	12ns
-7	125ns	70ns	30ns	35ns	20ns	12ns
-8	150ns	80ns	40ns	40ns	20ns	20ns

GENERAL DESCRIPTION

The AS4LC1M16 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. The AS4LC1M16 has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins $\overline{\text{(CASL}}$ and $\overline{\text{CASH}}$). These function in a similar manner to a single $\overline{\text{CAS}}$ of other DRAMs in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate



an internal \overline{CAS} .

The AS4LC1M16 \overline{CAS} function and timing are determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and the last \overline{CAS} to transition back HIGH. Use of only one of the two results in a BYTEWRITE cycle. \overline{CASL} transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8) and \overline{CASH} transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. The \overline{CAS} function also determines whether the cycle will be a refresh cycle $(\overline{RAS}$ ONLY) or an active cycle $(\overline{RAS}$ ONLY) or READ WRITE) once \overline{RAS} goes LOW.

GENERAL DESCRIPTION (continued)

The $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in a similar manner to the single $\overline{\text{CAS}}$ input of other DRAMs. The key difference is each $\overline{\text{CAS}}$ input ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$) controls its corresponding 8 DQ inputs during WRITE accesses. $\overline{\text{CASL}}$ controls DQ1 through DQ8 and $\overline{\text{CASH}}$ controls DQ9 through DQ16. The two $\overline{\text{CAS}}$ controls give the MT4LC1M16E5(S) both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$), whichever occurs last. An EARLY WRITE occurs when WE is taken LOW prior to either $\overline{\text{CAS}}$ falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE falls after $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) was taken LOW. During EARLY WRITE cycles, the data-outputs (Q) will remain High-Z regardless of the state of $\overline{\text{OE}}$. During LATE WRITE or READ-MODIFY-WRITE cycles, $\overline{\text{OE}}$ must be taken HIGH to disable the data-outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping $\overline{\text{OE}}$ LOW, no write will occur, and the data-outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by $\overline{\text{OE}}$ and $\overline{\text{WE}}$.


PAGE ACCESS

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The PAGE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE of operation.

EDO PAGE MODE

The AS4LC1M16 provides EDO PAGE MODE which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS returns HIGH. EDO provides for CAS precharge time (\(^1\)CP) to occur without the output data going invalid. This elimination of CAS output control provides for pipeline READs.

FAST-PAGE-MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. EDO-PAGE-MODE DRAMs operate similar to FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after $\overline{\text{CAS}}$ goes HIGH during READs, provided $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held LOW. If $\overline{\text{OE}}$ is pulsed while $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are LOW, data will toggle from valid data to High-Z and back to the same valid data. If $\overline{\text{OE}}$ is toggled or pulsed after $\overline{\text{CAS}}$ goes HIGH while $\overline{\text{RAS}}$ remains LOW, data will transition to and remain High-Z (refer to Figure 1).



PRELIMINARY

EDO PAGE MODE (continued)

WE can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

During an application, if the DQ outputs are wire OR'd, $\overline{\text{OE}}$ must be used to disable idle banks of DRAMs. Alterna-

tively, pulsing \overline{WE} to the idle banks during \overline{CAS} HIGH time will also High-Z the outputs. Independent of \overline{OE} control, the outputs will disable after tOFF , which is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




Figure 2
WE CONTROL OF DQs

BYTE ACCESS CYCLE

The BYTE WRITEs and BYTE READs are determined by the use of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{CASL}}$ will select a lower BYTE access (DQ1-DQ8). Enabling $\overline{\text{CASH}}$ will select an upper BYTE access (DQ9-DQ16). Enabling both $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a WORD WRITE cycle.

The AS4LC1M16 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the CAS inputs. Figure 3 illustrates the BYTE WRITE and WORD WRITE cycles.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A \overline{CAS} precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY

WRITE on one byte and a LATE WRITE on the other byte is not allowed during the same cycle. However, an EARLY WRITE on one byte and, after a CAS precharge has been satisfied, a LATE WRITE on the other byte is permissable.

REFRESH

Preserve correct memory cell data by maintaining power and executing a \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic \overline{RAS} addressing.





Figure 3
WORD AND BYTE WRITE EXAMPLE



FUNCTIONAL BLOCK DIAGRAM



PRELIMINARY

TRUTH TABLE

							ADDRESSES			
FUNCTION		RAS	CASL	CASH	WE	ŌĒ	^t R	tC	DQs	NOTES
Standby		Н	H→X	H→X	Х	Х	Х	Х	High-Z	
READ: WORD		L	L	L	Н	L	ROW	COL	Data-Out	
READ: LOWER BY	TE	L	L	Н	Н	L	ROW	COL	Lower Byte, Upper Byte, Data-Out	
READ: UPPER BY	ΓΕ	L	Н	L	Н	L	ROW	COL	Lower Byte, Data-Out Upper Byte	
WRITE: WORD (EARLY WRITE)		L	L	L	L	Х	ROW	COL	Data-In	
WRITE: LOWER BYTE (EARLY)		L	L	Н	L	Х	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	
WRITE: UPPER BYTE (EARLY)			Н	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	
READ WRITE		L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
EDO-PAGE-MODE	1st Cycle	L	H→L	H→L	Н	L	ROW	COL	Data-Out	2
READ	2nd Cycle	L	H→L	H→L	Н	L	n/a	COL	Data-Out	2
	Any Cycle	L	L→H	L→H	Н	L	n/a	n/a	Data-Out	2
EDO-PAGE-MODE	1st Cycle	L	H→L	H→L	L	Х	ROW	COL	Data-In	1
WRITE	2nd Cycle	L	H→L	H→L	L	Х	n/a	COL	Data-In	1
EDO-PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN	READ	L→H→L	L	L	Н	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data-In	1, 3
RAS-ONLY REFRE	SH	L	Н	Н	Х	Х	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	L	Н	Х	Х	Х	High-Z	4

NOTE:

- 1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
- 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY WRITE only.
- 4. Only one CAS must be active (CASL or CASH).

PRELIMINARY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc pin Relative to Vss1.0V to +4.6V
Voltage on NC, Inputs or I/O pins
Relative to Vss1.0V to +5.5V
Operating Temperature, T _A (ambient) T _A (MIN)=-55°C
$T_{\rm C}({\rm MAX})$ =125°C
Storage Temperature55°C to +150°C
Power Dissipation 1V
Short Circuit Output Current 50m/

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3) ($Vcc = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs (including NC pins)	Vıн	2.0	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs (including NC pins)	VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le 5.5V$ $V_{CC} = 3.6V$ (All other pins not under test = $0V$)	lı	-2	2	μΑ	4
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V) Vcc=3.6V	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -2.0mA)	Vон	2.4		٧	
Output Low Voltage (Iout = 2.0mA)	Vol		0.4	V	

		MAX]	
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS)	Icc2	1	1	1	mA	
$\overline{(RAS)} = \overline{CAS} = \text{other inputs} = Vcc -0.2V$						
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS address cycling: ^t RC = ^t RC [MIN])	Іссз	170	155	140	mA	5, 6
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS = VIL, CAS, address cycling: [†] PC = [†] PC [MIN])	Icc4	130	120	110	mA	5, 6
REFRESH CURRENT: RAS ONLY Average power supply current (RAS cycling, CAS=VIH: tRC = tRC [MIN])	lcc5	160	145	130	mA	5, 6
REFRESH CURRENT: CBR Average power supply current (RAS, CAS address cycling: ^t RC = ^t RC [MIN])	Icc6	150	140	130	mA	5, 7

PRELIMINARY

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _I 1	7	pF	8
Input Capacitance: RAS, CASL, CASH, WE, OE	Cı2	7	pF	8
Input/Output Capacitance: DQ	Сю	8	pF	8

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 2, 3, 6, 9, 10, 11, 12,) ($Vcc = +3.3V \pm 0.3V$)

AC CHARACTERISTICS			-6		7	-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	^t AA		30		35		40	ns	
Column-address set-up to CAS precharge	tACH	15		15		25		ns	
Column-address hold time (referenced to RAS)	^t AR	45		50		60		ns	
Column-address setup time	tASC	0		0		0		ns	25
Row-address setup time	tASR	0		0		0		ns	25
Column-address to WE delay time	^t AWD	55		60		65		ns	13
Access time from CAS	^t CAC		15		20		20	ns	14, 26
Column-address hold time	^t CAH	10		12		15		ns	25
CAS pulse width	^t CAS	12	10,000	13	10,000	15	10,000	ns	27
CAS hold time (CBR REFRESH)	^t CHR	10		12		15		ns	7, 28
Last CAS going LOW to first CAS to return HIGH	tCLCH	10		10		15		ns	29
CAS to output in Low-Z	tCLZ	0		0		0		ns	26
Data output hold after next CAS LOW	^t COH	3		3		3		ns	
CAS precharge time	^t CP	10		10		10		ns	15, 30
Access time from CAS precharge	^t CPA		35		40		40	ns	26
CAS to RAS precharge time	tCRP	5		5		5		ns	28
CAS hold time	tCSH	50		55		60		ns	28
CAS setup time (CBR REFRESH)	tCSR	5		5		10		ns	7, 25
CAS to WE delay time	tCWD	35		40		45		ns	13, 25
Write command to CAS lead time	tCWL	15		15		20		ns	28
Data-in hold time	tDH	10		12		15		ns	16, 26
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
Data-in setup time	tDS	0		0		0		ns	16, 26
Output disable	tOD	0	15	0	15	0	15	ns	
Output Enable	tOE		15		20		20	ns	17, 26
OE hold time from WE during READ-MODIFY-WRITE cycle	^t OEH	12		12		15		ns	18
OE HIGH hold from CAS HIGH	tOEHC	10		10		10		ns	18
OE HIGH pulse width	^t OEP	10		10		10		ns	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 2, 3, 6, 9, 10, 11, 12, 20) (Vcc = ± 3.3 V ± 0.3 V)

AC CHARACTERISTICS			-6		-7	-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
OE LOW to CAS HIGH setup time	tOES	5		5		10		ns	
Output buffer turn-off delay	^t OFF	0	15	0	15	0	20	ns	20, 26
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	^t PC	30		35		40		ns	31
EDO-PAGE-MODE READ-WRITE cycle time	^t PRWC	75		85		90		ns	31
Access time from RAS	tRAC		60		70		80	ns	19
RAS to column-address delay time	^t RAD	12	30	12	35	15	40	ns	21
Row-address hold time	^t RAH	10		10		10		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
RAS pulse width	tRAS	60	10,000	70	10,000	80	10,000	ns	
RAS pulse width (EDO PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
Random READ or WRITE cycle time	tRC	110		130		150		ns	
RAS to CAS delay time	^t RCD	14	45	14	50	16	60	ns	22, 25
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	23, 28
Read command setup time	tRCS	0		0		0		ns	25
Refresh period (1,024 cycles)	tREF		16		16		16	ms	
RAS precharge time	^t RP	40		50		60		ns	
RAS to CAS precharge time	^t RPC	5		5		5		ns	
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	23
RAS hold time	^t RSH	13		15		20		ns	32
READ WRITE cycle time	tRWC	150		180		200		ns	
RAS to WE delay time	^t RWD	80		90		105		ns	13
Write command to RAS lead time	^t RWL	15		18		20		ns	
Transition time (rise or fall)	tΤ	2	50	2	50	2	50	ns	
Write command hold time	tWCH	10		12		15		ns	32
Write command hold time (referenced to RAS)	tWCR	45		55		60		ns	
WE command setup time	tWCS	0		0		0		ns	13, 25
Output disable delay from WE	tWHZ	0	13	0	15	0	20	ns	
Write command pulse width	tWP	10		12		15		ns	
WE pulse width to disable at CAS HIGH	tWPZ	10		12		15		ns	
WE hold time (CBR REFRESH)	tWRH	10		10		10		ns	
WE setup time (CBR REFRESH)	tWRP	10		10		10		ns	


PRELIMINARY

NOTES

- 1. All voltages referenced to Vss.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is assured.
- 3. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- NC pins are assumed to be left floating and are not tested for leakage.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 6. Column address changed once each cycle.
- 7. Enables on-chip refresh and address counters.
- 8. This parameter is sampled. Vcc = +3.0V; f = 1 MHz.
- 9. AC characteristics assume ${}^{t}T = 2.5$ ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 11. In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil (or between Vil and Vih) in a monotonic manner.
- 12. Measured with a load equivalent to two TTL gates, 100 pF and $V_{OL} = 0.8 V$ and $V_{OH} = 2.0 V$.
- 13. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. ^tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If ${}^{t}WCS \ge {}^{t}WCS$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tWCS < tWCS (MIN) and tRWD ≥ ${}^{t}RWD$ (MIN), ${}^{t}AWD \ge {}^{t}AWD$ (MIN) and ${}^{t}CWD \ge$ ^tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. tWCS, tRWD, ^tCWD and ^tAWD are not applicable in a LATE WRITE cycle.
- 14. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 15. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for ^tCP.
- 16. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.

- 17. If \overline{OE} is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, \overline{WE} must be pulsed during \overline{CAS} HIGH time in order to place I/O buffers in High-Z.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 19. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 20. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to Voh or Vol.. It is referenced from the rising edge of RAS or CAS, whichever occurs last.
- 21. Operation within the ^tRAD (MAX) limit ensures that ^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA, provided ^tRCD is not exceeded.
- 22. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC, provided ^tRAD is not exceeded.
- 23. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 24. The first CASx edge to transition LOW.
- Output parameter (DQx) is referenced to corresponding <u>CAS</u> input; DQ1-DQ8 by <u>CASL</u> and DQ9-DQ16 by <u>CASH</u>.
- 26. Each CASx must meet minimum pulse width.
- 27. The last CASx edge to transition HIGH.
- 28. Last falling \overline{CASx} edge to first rising \overline{CASx} edge.
- 29. Last rising \overline{CASx} edge to first falling \overline{CASx} edge.
- Last rising CASx edge to next cycle's last rising CASx edge.
- 31. Last CASx to go LOW.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.

READ CYCLE



NOTE:


- 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for 'WRP and 'WRH. This design implementation will facilitate compatibility with future EDO DRAMs.

 2. 'OFF is referenced from rising edge of RAS or CAS, whichever occurs last.

	-	6	-	7	-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t ACH	15		15		20		ns
^t AR	45		50		60		ns
^t ASC	0		0		0		ns
^t ASR	0		0		0		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
tCAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CLZ	0		0		0		ns
^t CRP	5		5		5		ns
tCSH	50		55		60		ns
tOD	0	15	0	15	0	20	ns
^t OE		15		20		20	ns
^t OFF	0	15	0	15	0	20	ns

	-6		-	7	-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t RAC		60		70		80	ns
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RAS	60	10,000	70	10,000	80	10,000	ns
^t RC	110		130		150		ns
^t RCD	14	45	14	50	20	60	ns
^t RCH	0		0		0		ns
^t RCS	0		0		0		ns
^t RP	40		50		60		ns
^t RRH	0		0		0		ns
^t RSH	13		15		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

EARLY WRITE CYCLE




NOTE:

1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for twRP and twRH. This design implementation will facilitate compatibility with future EDO DRAMs.

		-6	-	7		-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t ACH	15		15		20		ns
^t AR	45		50		60		ns
^t ASC	0		0		0		ns
^t ASR	0		0		0		ns
^t CAH	10		12		15		ns
^t CAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CRP	5		5		5		ns
^t CSH	50		55		60		ns
tCWL	15		15		20		ns
tDH	10		12		15		ns
^t DHR	45		55		55		ns
^t DS	0		0		0		ns
tRAD	12	30	12	35	15	40	ns

		-6	-	7		-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RAS	60	10,000	70	10,000	80	10,000	ns
tRC	110		130		150		ns
tRCD	14	45	14	50	20	60	ns
^t RP	40		50		60		ns
tRSH	13		15		0		ns
tRWL	15		15		20		ns
tWCH	10		12		15		ns
tWCR	45		55		60		ns
tWCS	0		0		0		ns
tWP	10		12		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

READ WRITE CYCLE




NOTE:
1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for \(^1\)WRP and \(^1\)WRH. This design implementation will facilitate compatibility with future EDO DRAMs.

		-6	-	7		-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t ACH	15		15		20		ns
^t AR	45		50		60		ns
tASC	0		0		0		ns
tASR	0		0		0		ns
tAWD	55		60		65		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
tCAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CLZ	0		0		0		ns
^t CRP	5		5		5		ns
tCSH	50		55		60		ns
tCWD	35		40		45		ns
tCWL	15		15		20		ns
^t DH	10		12		15		ns
^t DS	0		0		0		ns
tOD	0	15	0	15	0	20	ns

	-	6	-	7	-	-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t OE		15		20		20	ns
^t OEH	12		12		15		ns
^t RAC		60		70		80	ns
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RAS	60	10,000	70	10,000	80	10,000	ns
^t RCD	14	45	14	50	20	60	ns
^t RCS	0		0		0		ns
^t RP	40		50		60		ns
^t RSH	13		15		15		ns
^t RWC	150		180		200		ns
^t RWD	80		90		105		ns
^t RWL	15		15		20		ns
^t WP	10		12		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

EDO-PAGE-MODE READ CYCLE




NOTE:

1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for \(^1\)WRP and \(^1\)WRH. This design implementation will facilitate compatibility with future EDO DRAMs.

	-	6	-7			-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t ACH	15		15		20		ns
^t AR	45		50		60		ns
^t ASC	0		0		0		ns
tASR	0		0		0		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
^t CAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CLZ	0		0		0		ns
^t COH	3		3		5		ns
^t CP	10		10		10		ns
^t CPA		35		40		40	ns
^t CRP	5		5		5		ns
^t CSH	50		55		60		ns
tOD	0	15	0	15	0	20	ns
^t OE		15		20		20	ns
^t OEHC	10		10		10		ns

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t OEP	10		10		10		ns
tOES	5		5		5		ns
^t OFF	3	15	3	15	0	20	ns
^t PC	30		35		40		ns
^t RAC		60		70		80	ns
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RASP	60	100,000	70	100,000	80	100,000	ns
^t RCD	14	45	14	50	20	60	ns
^t RCH	0		0		0		ns
^t RCS	0		0		0		ns
^t RP	40		50		60		ns
^t RRH	0		0		0		ns
^t RSH	13		15		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

EDO-PAGE-MODE EARLY-WRITE CYCLE



NOTE:


1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for twRP and twRH. This design implementation will facilitate compatibility with future EDO DRAMs.

		-6	-7			-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t ACH	15		15		20		ns
^t AR	45		50		60		ns
tASC	0		0		0		ns
^t ASR	0		0		0		ns
^t CAH	10		12		15		ns
tCAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CP	10		10		10		ns
^t CRP	5		5		5		ns
tCSH	50		55		60		ns
tCWL	15		15		20		ns
^t DH	10		12		15		ns
^t DHR	45		55		55		ns
^t DS	0		0		0		ns
^t PC	25		30		40		ns

	-	6	-	7	-	8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RASP	60	125,000	70	125,000	80	100,000	ns
^t RCD	14	45	14	50	20	60	ns
^t RP	40		50		60		ns
^t RSH	13		15		15		ns
^t RWL	15		15		20		ns
tWCH	10		12		15		ns
tWCR	45		55		60		ns
tWCS	0		0		0		ns
tWP	10		12		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

EDO-PAGE-MODE READ-WRITE CYCLE

(LATE WRITE and READ-MODIFY-WRITE cycles)



NOTE:


- 1. ^tPC is for LATE WRITE cycles only.
- 2. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

		-6	-7			-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t AR	45		50		60		ns
^t ASC	0		0		0		ns
^t ASR	0		0		0		ns
tAWD	55		60		65		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
tCAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CLZ	0		0		0		ns
^t CP	10		10		10		ns
^t CPA		35		40		40	ns
^t CRP	5		5		5		ns
tCSH	50		55		60		ns
tCWD	35		40		45		ns
tCWL	15		15		20		ns
^t DH	10		12		15		ns
^t DS	0		0		0		ns
tOD	0	15	0	15	0	20	ns

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tOE		15		20		20	ns
^t OEH	12		12		15		ns
^t PC	25		30		40		ns
^t PRWC	75		85		90		ns
^t RAC		60		70		80	ns
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RASP	60	125,000	70	125,000	80	100,000	ns
tRCD	14	45	14	50	20	60	ns
^t RCS	0		0		0		ns
^t RP	40		50		60		ns
^t RSH	13		15		15		ns
^t RWD	80		90		105		ns
^t RWL	15		15		20		ns
tWP	10		12		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for \(^1\)WRP and \(^1\)WRH. This design implementation will facilitate compatibility with future EDO DRAMs.

		-6	-	7		-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t ACH	15		15		20		ns
^t AR	45		50		60		ns
^t ASC	0		0		0		ns
^t ASR	0		0		0		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
tCAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t COH	3		3		5		ns
^t CP	10		10		10		ns
^t CPA		35		40		40	ns
^t CRP	5		5		5		ns
^t CSH	50		55		60		ns
^t DH	10		12		15		ns
^t DS	0		0		0		ns
^t OE		15		20		20	ns

	-6		-7		-		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t PC	25		30		40		ns
^t RAC		60		70		80	ns
tRAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RASP	60	125,000	70	125,000	80	100,000	ns
tRCD	14	45	14	50	20	60	ns
tRCH	0		0		0		ns
tRCS	0		0		0		ns
^t RP	40		50		60		ns
tRSH	13		15		15		ns
tWCH	10		12		15		ns
tWCS	0		0		0		ns
tWHZ	0	13	0	15	0	20	ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

READ CYCLE

(with WE-controlled disable)




NOTE:

1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for twRP and twRH. This design implementation will facilitate compatibility with future EDO DRAMs.

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t AR	45		50		60		ns
tASC	0		0		0		ns
^t ASR	0		0		0		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
^t CAS	12	10,000	13	10,000	20	10,000	ns
^t CLCH	10		10		10		ns
^t CLZ	0		0		0		ns
^t CP	10		10		10		ns
^t CRP	5		5		5		ns
tCSH	50		55		60		ns


	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tOD	0	15	0	15	0	15	ns
tOE		15		20		20	ns
^t RAC		60		70		80	ns
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
tRCD	14	45	14	50	20	60	ns
^t RCH	0		0		0		ns
^t RCS	0		0		0		ns
tWHZ	0	13	0	15	0	20	ns
^t WPZ	10		12		15		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

RAS-ONLY REFRESH CYCLE



CBR REFRESH CYCLE

(Addresses and $\overline{OE} = DON'T CARE$)



NOTE:


- Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.
- WRP and WRH are for system design reference only. The WE signal is actually a "don't care" at RAS time during a CBR REFRESH. However, WE should be held HIGH at RAS time during a CBR REFRESH to ensure compatibility with other DRAMs that require WE HIGH at RAS time during a CBR REFRESH.

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t ASR	0		0		0		ns
tCHR	10		12		15		ns
^t CP	10		10		10		ns
tCRP	5		5		5		ns
tCSR	5		5		10		ns
tRAH	10		10		10		ns

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t RAS	60	10,000	70	10,000	80	10,000	ns
tRC	105		125		150		ns
tRP	40		50		60		ns
tRPC	5		5		5		ns
tWRH	10		10		10		ns
tWRP	10		10		10		ns

HIDDEN REFRESH CYCLE 32

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$



DON'T CARE

W UNDEFINED

	-	6	-	7		-8	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AA		30		35		40	ns
^t AR	45		50		60		ns
tASC	0		0		0		ns
tASR	0		0		0		ns
^t CAC		15		20		20	ns
^t CAH	10		12		15		ns
tCHR	10		12		15		ns
^t CLZ	0		0		0		ns
tCRP	5		5		5		ns
tOD	0	15	0	15	0	20	ns
^t OE		15		20		20	ns

	-6		-7		-8		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t OFF	3	15	3	15	3	15	ns
tORD	0		0		0		ns
^t RAC		60		70		80	ns
^t RAD	12	30	12	35	15	40	ns
^t RAH	10		10		10		ns
^t RAL	30		35		40		ns
^t RAS	60	10,000	70	10,000	80	10,000	ns
^t RC	105		125		145		ns
^t RCD	14	45	14	50	20	60	ns
^t RP	40	·	50		60		ns
tRSH	13		15		15		ns

PRELIMINARY

ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

^{*} PDA applies to subgroups 1 and 7.

^{**} Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.