

# 51256SL 256K (32K x 8) CMOS SLOW STATIC RAM

#### ■ Performance Range

Symbol	Parameter	51256SL-10	Unit	
t <sub>AA</sub>	Address Access Time	100	ns	
t <sub>ACS</sub>	Chip Select Access Time	100	ns	
toe	Output Enable Access Time	50	ns	

- Static Operation
  - No Clock/Refresh Required
- Equal Access and Cycle Times
   Simplifies System Design
- Single +5V Supply

- Power Down Mode
- TTL Compatible
- **■** Common Data Input and Output
- High Reliability 28-Pin 600 Mil PDIP (P) and 28-Pin SOP (PG) Package Types

240572-1

Intel's 51256SL is a 32768-word by 8-bit CMOS static RAM fabricated using CMOS Silicon Gate process.

When the Chip Select is brought high, the device assumes a standby mode in which the standby current is reduced to 2 μA (typ) @ 25°C. The device has a data retention mode that guarantees that data will remain valid at minimum V<sub>CC</sub> of 2.0V.





Figure 1. Block Diagram





## **Device Operation**

The 51256SL has two control inputs: Chip Select  $(\overline{CS})$  and Write Enable  $(\overline{WE})$ .  $\overline{CS}$  is the power control pin used for device operation.  $\overline{WE}$  is the data control pin used to gate data at the I/O pins. Out Enable (OE) is used for precise control of the outputs.

Table 1. Mode Selection Truth Table

cs	WE	ŌĒ	Mode	I/O	Power
Н	Х	х	Standby	High Z	Standby
L	Х	Н	Read	High Z	Active
L	Н	L	Read	D <sub>OUT</sub>	Active
L	L	Х	Write	D <sub>IN</sub>	Active



#### **ABSOLUTE MAXIMUM RATINGS**

 NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Voltage referenced to  $V_{SS}$ ,  $T_A = 0$ °C to 70°C

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.3		0.8	V

#### NOTE:

 $V_{II}$  (Min) = -3.0V for 20 ns pulse.

#### **CAPACITANCE** $T_{\Delta} = 25^{\circ}\text{C}$ , f = 1.0 MHz

Symbol	Parameter	Min	Max	Unit
C <sub>IN1</sub>	Input Capacitance (V <sub>IN</sub> = 0V)		8	pF
C <sub>OUT</sub>	Output Capacitance (V <sub>OUT</sub> = 0V)		10	pF

#### NOTE:

This parameter is sampled and not 100% tested.

#### DC AND OPERATING CHARACTERISTICS

Recommended Operating Conditions unless otherwise noted

Symbol	Parameter		Min	Typ*	Max	Units	Test Conditions
I <sub>CC1</sub>	Operating Current			30	50	mA	V <sub>CC</sub> = Max, <del>CS</del> = V <sub>IL</sub> I/O Open
lcc2	Dynamic Operating Current			35	70	mA	Min Cycle, $\overline{CS} = V_{IL}$ $V_{CC} = Max, I/O Open$
I <sub>SB</sub>				_	3	mA	CS = V <sub>IH</sub>
I <sub>SB1</sub>	Standby Current	Std.	_		1	mA	$\overline{CS} = V_{CC} \ge 0.2V$
		L	_	2	100	μΑ	00 100 2 0.21
1 <sub>L1</sub>	Input Load Current	;	-2		2	μΑ	$V_{CC} = Max$ $V_{IN} = GND \text{ to } V_{CC}$
lo	Output Leakage		-2		2	μΑ	$\overline{CS} = V_{IH}$ $V_{OUT} = \text{Ground to } V_{CC}$
V <sub>OH</sub>	Output High Voltage		2.4			V	$I_{OH} = -1.0 \text{ mA}$
V <sub>OL</sub>	Output Low Voltag	е			0.4	V	$I_{OL} = -2.1 \text{ mA}$


 $V_{CC} = 5V, T_A = 25^{\circ}C$ 



# **DATA RETENTION ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Min	Typ*	Max	Units	Test Conditions
V <sub>CDR</sub>	Voltage for Data Retention	2			V	
ICCDR	Data Retention Current		2	50	μΑ	$\frac{\overline{CS} \ge V_{CC} - 0.2V}{V_{CC} = 3.0V}$
tCDR	Chip Deselect to Data Retention Time	0			ns	
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> **			ns	

# LOW VCC DATA RETENTION WAVEFORM



<sup>\*</sup>Typ: 3V @ 25°C
\*\*t<sub>RC</sub> = Read Cycle Time



# **AC TEST CONDITIONS**

Input Pulse Levels 0.8	V to 2.4V
Input Rise and Fall Times	5 ns
Timing Reference Level	1.5V
Output Load1 TTL Load -	+ 100 pF

# AC CHARACTERISTICS (READ CYCLE) $T_A=0^{\circ}C$ to 70°C, $V_{CC}=5V~\pm10\%$


# **READ CYCLE**

		51256	Unit	
Symbol	Parameter	Min	Max	Unit
t <sub>RC</sub>	READ Cycle Time	100		ns
t <sub>AA</sub>	Address Access Time		100	ns
t <sub>ACS</sub>	Chip Select Access Time		100	ns
t <sub>OH</sub>	Output Hold from Address Change	10		ns
t <sub>CLZ</sub>	Chip Selection to Output in Low Z	10		ns
t <sub>CHZ</sub>	Chip Deselection to Output in High Z	0	35	ns
t <sub>OE</sub>	Output Enable Access Time		50	ns
toLZ	Output Enable to Output in Low Z	5		ns
tonz	Output Disable to Output in High Z	0	35	ns




# **TIMING DIAGRAMS (READ CYCLE)**


#### READ CYCLE(1)



### READ CYCLE 2(1, 2, 4)



### **READ CYCLE 3(1, 3, 4)**



- 1. WE is high for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{\parallel L}$ . 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
- 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured ±500 mV from steady. This parameter is sampled and not 100% tested.




# **AC CHARACTERISTICS (WRITE CYCLE)**

# WRITE CYCLE

	Parameter	51256	SL-10	Unit
Symbol		Min	Max	
t <sub>WC</sub>	WRITE Cycle Time	100		ns
t <sub>CW</sub>	Chip Selection to End of Write	80		ns
t <sub>AW</sub>	Address Valid to End of Write	80		ns
t <sub>AS</sub>	Address Set-Up Time	0		ns
t <sub>WP</sub>	Write Pulse Width	70		ns
t <sub>WR</sub>	Write Recovery Time	5		ns
t <sub>DW</sub>	Data Valid to End of Write	40		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>WHZ</sub>	Write Enable to Output in High Z	0	35	ns
tow	Output Active from End of Write	10		ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	0	35	ns

# TIMING DIAGRAMS (WRITE CYCLE)


# WRITE CYCLE 1(1)





# **TIMING DIAGRAMS (WRITE CYCLE) (CONTINUED)**

#### WRITE CYCLE 2(1, 6)



#### NOTES:

- 1. WE must be high during all address transitions.
- 2. A write occurs during the overlap (t<sub>WP</sub>) of a low CS and low WE.

  3. t<sub>WR</sub> is measured from the earlier of CS or WE going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{II}$ ).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If  $\widetilde{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the output must not be applied to them.
- 10. Transition is measured ±500 mV from steady state. This parameter is sampled and not 100% tested.



# **PACKAGE OUTLINE**




Figure 2. 28-Lead Plastic Dual In-Line Package (P)




Figure 3. 28-Lead Small Out-Line Package (PG)