

RMPA1963 *i-Lo*™ US-PCS CDMA, CDMA2000-1X and WCDMA Power Amplifier Module

Features

- 38% CDMA/WCDMA efficiency at +28 dBm Pout
- 14% CDMA/WCDMA efficiency (85 mA total current) at +16 dBm Pout
- Meets HSDPA performance requirements
- Linear operation in low-power mode up to +19 dBm
- Low quiescent current (Iccq): 25 mA in low-power mode
- Single positive-supply operation with low power and shut-down modes
 - 3.4V typical Vcc operation
 - Low Vref (2.85V) compatible with advanced handset chipsets
- Compact Lead-free compliant LCC package – (4.0 X 4.0 x 1.5 mm nominal)
- Industry standard pinout
- Internally matched to 50 Ohms and DC blocked RF input/output
- Meets IS-95/CDMA2000-1XRTT/WCDMA performance requirements


General Description

The RMPA1963 Power Amplifier Module (PAM) is Fairchild's latest innovation in 50 Ohm matched, surface mount modules targeting US-PCS CDMA/WCDMA/HSDPA and Wireless Local Loop (WLL) applications. Answering the call for ultra-low DC power consumption and extended battery life in portable electronics, the RMPA1963 uses novel proprietary circuitry to dramatically reduce amplifier current at low to medium RF output power levels (< +16 dBm), where the handset most often operates. A simple two-state Vmode control is all that is needed to reduce operating current by more than 50% at 16 dBm output power, and quiescent current (Iccq) by as much as 70% compared to traditional power-saving methods. No additional circuitry, such as DC-to-DC converters, are required to achieve this remarkable improvement in amplifier efficiency. Further, the 4x4x1.5 mm LCC package is pin-compatible and a drop-in replacement for last generation 4x4 mm PAMs widely used today, minimizing the design time to apply this performance-enhancing technology. The multi-stage GaAs Microwave Monolithic Integrated Circuit (MMIC) is manufactured using Fairchild RF's InGaP Heterojunction Bipolar Transistor (HBT) process.

Device



Functional Block Diagram



Absolute Maximum Ratings¹

Symbol	Parameter	Value	Units
Vcc1, Vcc2	Supply Voltages	5.0	V
Vref	Reference Voltage	2.6 to 3.5	V
Vmode	Power Control Voltage	3.5	V
Pin	RF Input Power	+10	dBm
Tstg	Storage Temperature	-55 to +150	°C

Note:

1. No permanent damage with one parameter set at extreme limit. Other parameters set to typical values.

Electrical Characteristics¹

Symbol	Parameter	Min	Typ	Max	Units	Comments
f	Operating Frequency	1850		1910	MHz	
CDMA/WCDMA Operation						
Gp	Power Gain		28		dB	Po=+28dBm; Vmode=0V
			23		dB	Po=+16dBm; Vmode≥2.0V
Po	Linear Output Power	28			dBm	Vmode=0V
		16			dBm	Vmode≥2.0V
PAEd	PAEd (digital) @ +28dBm		39		%	Vmode=0V
			13		%	Vmode≥2.0V
Itot	High Power Total Current		470		mA	Po=+28dBm, Vmode=0V
			85		mA	Po=+16dBm, Vmode≥2.0V
ACPR1	Adjacent Channel Power Ratio ±1.25MHz Offset		-50		dBc	Po=+28dBm; Vmode=0V
			-55		dBc	Po=+16dBm; Vmode≥2.0V
ACPR2	Adjacent Channel Power Ratio ±2.25MHz Offset		-60		dBc	Po=+28dBm; Vmode=0V
			-65		dBc	Po=+16dBm; Vmode≥2.0V
ACLR1	Adjacent Channel Leakage Ratio ±5.00MHz Offset		-40		dBc	Po=+28dBm; Vmode=0V
			-43		dBc	Po=+16dBm; Vmode≥2.0V
ACLR2	Adjacent Channel Leakage Ratio ±10.00MHz Offset		-53		dBc	Po=+28dBm; Vmode=0V
			-55		dBc	Po=+16dBm; Vmode≥2.0V
General Characteristics						
VSWR	Input Impedance		2.0:1	2.5:1		
NF	Noise Figure		4		dB	
Rx No	Receive Band Noise Power		-139		dBm/Hz	Po≤+28dBm; 1930 to 1990MHz
2fo	Harmonic Suppression		-40		dBc	Po≤+28dBm
3fo-5fo	Harmonic Suppression		-55		dBc	Po≤+28dBm
S	Spurious Outputs ^{2,3}			-60	dBc	Load VSWR ≤ 5.0:1
	Ruggedness w/ Load Mismatch ³			10:1		No permanent damage.
Tc	Case Operating Temperature	-30		85	°C	
DC Characteristics						
Iccq	Quiescent Current		25		mA	Vmode≥2.0V
Iref	Reference Current		7		mA	Po≤+28dBm
Icc(off)	Shutdown Leakage Current		1	5	µA	No applied RF signal

Notes:

1. All parameters met at Tc = +25°C, Vcc = +3.4V, Vref = 2.85V and load VSWR ≤ 1.2:1, unless otherwise noted.
2. All phase angles.
3. Guaranteed by design.


Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
f	Operating Frequency	1850		1910	MHz
Vcc1, Vcc2	Supply Voltage	3.0	3.4	4.2	V
Vref	Reference Voltage (Operating) (Shutdown)	2.7	2.85	3.1	V
		0		0.5	V
Vmode	Bias Control Voltage (Low-Power) (High-Power)	1.8	2.0	3.0	V
		0		0.5	V
Pout	Linear Output Power (High-Power) (Low-Power)		+16	+28	dBm
				+19	dBm
Tc	Case Operating Temperature	-30		+85	°C

DC Turn-On Sequence

- 1) Vcc1 = Vcc2 = 3.4V (typical)
- 2) Vref = 2.85V (typical)
- 3) High-Power: Vmode = 0V (Pout > 16dBm)
 Low-Power: Vmode = 2V (Pout < 16dBm)


Evaluation Board Layout




Materials List

Qty	Item No.	Part Number	Description	Vendor
1	1	G657553-1 V2	PC Board	Fairchild
	2	#142-0701-841	SMA Connector	Johnson
5	3	#2340-5211TN	Terminals	3M
Ref	4		Assembly, RMPA1963	Fairchild
3	5	GRM39X7R102K50V	1000pF Capacitor (0603)	Murata
3	5 (Alt)	ECJ-1VB1H102K	1000pF Capacitor (0603)	Panasonic
2	6	C3216X5R1A335M	3.3µF Capacitor (1206)	TDK
1	7	GRM39Y5V104Z16V	0.1µF Capacitor (0603)	Murata
1	7 (Alt)	ECJ-1VB1C104K	0.1µF Capacitor (0603)	Panasonic
A/R	8	SN63	Solder Paste	Indium Corp.
A/R	9	SN96	Solder Paste	Indium Corp.

Evaluation Board Schematic



Package Outline



Signal Descriptions

Pin #	Signal Name	Description
1	Vcc1	Supply Voltage to Input Stage
2	RF In	RF Input Signal
3	GND	Ground
4	Vmode	High Power/Low Power Mode Control
5	Vref	Reference Voltage
6	GND	Ground
7	GND	Ground
8	RF Out	RF Output Signal
9	GND	Ground
10	Vcc2	Supply Voltage to Output Stage
11	GND	Paddle Ground

Applications Information

CAUTION: THIS IS AN ESD SENSITIVE DEVICE.

Precautions to Avoid Permanent Device Damage:

- **Cleanliness:** Observe proper handling procedures to ensure clean devices and PCBs. Devices should remain in their original packaging until component placement to ensure no contamination or damage to RF, DC and ground contact areas.
- **Device Cleaning:** Standard board cleaning techniques should not present device problems provided that the boards are properly dried to remove solvents or water residues.
- **Static Sensitivity:** Follow ESD precautions to protect against ESD damage:
 - A properly grounded static-dissipative surface on which to place devices.
 - Static-dissipative floor or mat.
 - A properly grounded conductive wrist strap for each person to wear while handling devices.
- **General Handling:** Handle the package on the top with a vacuum collet or along the edges with a sharp pair of bent tweezers. Avoiding damaging the RF, DC, and ground contacts on the package bottom. Do not apply excessive pressure to the top of the lid.
- **Device Storage:** Devices are supplied in heat-sealed, moisture-barrier bags. In this condition, devices are protected and require no special storage conditions. Once the sealed bag has been opened, devices should be stored in a dry nitrogen environment.

Device Usage:

Fairchild recommends the following procedures prior to assembly.

- Assemble the devices within 7 days of removal from the dry pack.
- During the 7-day period, the devices must be stored in an environment of less than 60% relative humidity and a maximum temperature of 30°C
- If the 7-day period or the environmental conditions have been exceeded, then the dry-bake procedure, at 125°C for 24 hours minimum, must be performed.

Solder Materials & Temperature Profile:

Reflow soldering is the preferred method of SMT attachment. Hand soldering is not recommended.

Reflow Profile

- **Ramp-up:** During this stage the solvents are evaporated from the solder paste. Care should be taken to prevent rapid oxidation (or paste slump) and solder bursts caused by violent solvent out-gassing. A maximum heating rate is 3°C/sec.
- **Pre-heat/soak:** The soak temperature stage serves two purposes; the flux is activated and the board and devices achieve a uniform temperature. The recommended soak condition is: 60-180 seconds at 150-200°C.
- **Reflow Zone:** If the temperature is too high, then devices may be damaged by mechanical stress due to thermal mismatch or there may be problems due to excessive solder oxidation. Excessive time at temperature can enhance the formation of inter-metallic compounds at the lead/board interface and may lead to early mechanical failure of the joint. Reflow must occur prior to the flux being completely driven off. The duration of peak reflow temperature should not exceed 20 seconds. Soldering temperatures should be in the range 255–260°C, with a maximum limit of 260°C.
- **Cooling Zone:** Steep thermal gradients may give rise to excessive thermal shock. However, rapid cooling promotes a finer grain structure and a more crack-resistant solder joint. The illustration below indicates the recommended soldering profile.


Solder Joint Characteristics:

Proper operation of this device depends on a reliable void-free attachment of the heat sink to the PWB. The solder joint should be 95% void-free and be a consistent thickness.

Rework Considerations:

Rework of a device attached to a board is limited to reflow of the solder with a heat gun. The device should be subjected to no more than 15°C above the solder melting temperature for no more than 5 seconds. No more than 2 rework operations should be performed.

Recommended Solder Reflow Profile



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	IntelliMAX™	POP™	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	GlobalOptoisolator™	MicroFET™	PowerTrench®	SuperSOT™-6
DOMET™	GTO™	MicroPak™	QFET®	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS™	SyncFET™
E ² CMOS™	PC™	MSX™	QT Optoelectronics™	TinyLogic®
EnSigna™	<i>i-Lo</i> ™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	OCX™	RapidConfigure™	TruTranslation™
FACT Quiet Series™		OCXPro™	RapidConnect™	UHC™
Across the board. Around the world.™		OPTOLOGIC®	µSerDes™	UltraFET®
The Power Franchise®		OPTOPLANAR™	SILENT SWITCHER®	UniFET™
Programmable Active Droop™		PACMAN™	SMART START™	VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 115