TOSHIBA TC90101FG

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC90101FG

Y/C separation & Video Decoder

TC90101FG is a 1chip LSI of multi 3line comb and multi color decoder.


TC90101FG has 10bit ADC and 2channels 8bit ADC for analog Video signal interface

and also include Y/C separation, color decode, and signal processing circuit.

The output interface of TC90101FG is a selectable for ITUR-601 & 656.

Featurs

- Multi color system
- Input I/F: CVBS, Y/C, YcbCr(1H & 525p/625p)
- Multi 3 line comb (SECAM: BPF)
- Component signal frequency detection (525i/525p/625i/625p)
- AGC circuit
- Output format : 656/601
- Picture improvement
 - Y: Vertical enhance/LTI/Contrast/Setup adjust
 - C: TOF/ACC/Color decode/color gain/CTI/offset adjust
- Noise level detection/ID1(525I & 525p) data slice/
 - CCD data slice/WSS data slice/ Macrovision detection
- I2C bus control
- Read data superposition on ITUR-656 output
- Package: LQFP 100 (0.5mm pitch)Power supply: 3.3 V, 2.5V, 1.5V




Weight: 0.65g(Typ)

Version 4.2


(note1)These devices are easy to be damaged by high voltage or electric fields. In regards to this, please handle with care.

TOSHIBA is continually working to improve the quality and the reliability of its product. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

1 . Block Diagram



2. Pin Layout



3 . Terminals discription

Pin	Pin	Function		I/O	Circuit	DC at	Analog signal
No	Name	():Condition at normal operation	voltage (V)		(Analog or Digital)	normal Oparation (V)	Amplitude (Vp-p)
1	VREFDA	The reference voltage terminal of DAC	2.5	Bypass		1.5	-
2	VDDPLL	Power supply for X8 PLL circuit	2.5	VDD		2.5	-
3	PLLIN	Input terminal of X8 PLL circuit	2.5	IN	Analog	1.25	0.5 ~ VDDPLL*0.8
4	VCOFIL	Filter terminal for X8 PLL circuit	2.5	Bypass		1.2	-
5	VSSPLL	GND for X8 PLL circuit	0	GND		0	-
6	VDDXO	Power supply for X' tal OSC circuit	3.3	VDD		3.3	-
7	XOIN	X' tal OSC circuit input terminal	3.3	IN		-	-
8	XOOUT	X' tal OSC circuit output terminal	3.3	OUT		-	-
9	VSSXO	GND for X' tal OSC circuit	0	GND		0	-
10	TDIO9	_	3.3	1/0		-	-
11	TDIO8	Torminal for Took made	3.3	1/0		-	-
12	TDIO7	Terminal for Test mode (Normaly Open)	3.3	1/0		-	-
13	TDIO6	(Normaly Open)	3.3	1/0		-	-
14	TDIO5		3.3	1/0		-	-
15	DVDD1	Power supply for Logic circuit	1.5	VDD		1.5	-
16	TDIO4	Terminal for Test mode	3.3	1/0		-	-
17	TDIO3	(Normaly Open)	3.3	1/0		-	-
18	TDIO2		3.3	I/O		-	-
19	DVSS1 TDIO1	GND for Logic circuit	3.3	GND I/O		0	-
20		Terminal for Test mode		1/0	Digital	-	-
21	TDIO0 TDCLK	(Normaly Open)	3.3	IN	Digital	-	
23	VDDIO3		3.3	VDD		3.3	-
	BUSSEL	Power supply for I/O IICBUS slave address selection(L:B0, Hi:B2)	3.3	IN		3.3	-
25	RESET	Reset terminal (Low :Reset Hi :normal)	3.3	IN		3.3	-
26	SDA	IIC S D A terminal (5V input possible)	5.5	1/0		-	-
27	SCL	IIC SCL terminal (5V input possible)	5	IN		-	-
28	TESTM1	inc 3 c L terrima (3 v input possible)	3.3	IN		0	_
29	TESTM2	Terminal for Test mode	3.3	IN		0	_
30	TESTM3	(Normaly connect to GND)	3.3	IN		0	_
31	TESTM4		3.3	IN		0	-
32	DVDD2	Power supply for Logic circuit	1.5	VDD		1.5	-
33	CSYNCIN	External composite Sync signal input (In case not use external CSYNC, conect to GND)	5	IN		0	-
34	DVSS2	GND for Logic circuit	0	GND		0	-
35	YOUT9	Digital video port output 9 (MSB) (656/ 601 mode: YCbCr, 601: Y)	3.3	OUT		-	-
36	YOUT8	Digital video port output 8	3.3	OUT		-	-
37	YOUT7	Digital video port output 7	3.3	OUT		-	-
38	YOUT6	Digital video port output 6	3.3	OUT		-	-
	DVDD3	Power supply for Logic circuit	1.5	VDD		1.5	-
40	YOUT5	Digital video port output 5	3.3	OUT		-	-
41	YOUT4	Digital video port output 4	3.3	OUT		-	-
42	DVSS3	GND for Logic circuit	0	GND		0	-
43	YOUT3	Digital video port output 3	3.3	OUT		-	-
44	YOUT2	Digital video port output 2	3.3	OUT		-	-
45	VSSIO1	GND for I/O	0	GND		0	-
46	YOUT1	Digital video port output 1 (In case 8bit output mode : fixed to Low)	3.3	OUT		-	-
47	YOUT0	Digital video port output 0 (In case 8bit output mode : fixed to Low)	3.3	OUT		-	-
48	CKOUT	System Clock output ferminal for digital video signal output. 656: 27MHz 601: 13.5MHz	3.3	OUT		-	-
49	VDDIO1	Power supply for I/O	3.3	VDD		3.3	-
50	TESTM5	Terminal for Test mode (Normaly connect to GND)	3.3	IN		0	-

Pin	Pin	Function	Durable	I/O	Circuit	DC at	Analog signal
No	Name	():Condition at normal operation	voltage	""	(Analog or Digital)	normal	Amplitude
'''	1141116	() resilation at normal epotation	(V)		(,	Oparation	(Vp-p)
			('')			(V)	('P P)
51	TESTM6	Terminal for Test mode (Normaly connect to GND)	3.3	IN		0	_
52	COUT0	CbCr digital video signal output (LSB)	3.3	OUT		-	-
		(656:COUT0-9 are fixed Low 601:CbCr)					
		(In case 16bit mode: This terminal is fixed Low)					
53	COUT1	CbCr digital video signal output (2 nd LSB)	3.3	OUT		-	-
		(In case 16bit mode: This terminal is fixed Low)					
54	DVDD4	Power supply for Logic circuit	1.5	VDD		1.5	-
55	COUT2	CbCr digital video signal output 2	3.3	OUT		-	-
56	COUT3	CbCr digital video signal output 3	3.3	OUT		-	-
57	DVSS4	GND for Logic circuit	0	GND		0	-
58	COUT4	CbCr digital video signal output 4	3.3	OUT	Digital	-	-
59	COUT5	CbCr digital video signal output 5	3.3	OUT	Digital	-	-
60	VDDIO2	Power supply for I/O	3.3	VDD		3.3	-
61	COUT6	CbCr digital video signal output 6	3.3	OUT		-	-
62	COUT7	CbCr digital video signal output 7	3.3	OUT		-	-
63	VSSIO2	GND for I/O	0	GND		0	-
64	COUT8	CbCr digital video signal output 8	3.3	OUT		-	-
65	COUT9	CbCr digital video signal output 9 (MSB)	3.3	OUT		-	-
66	DVDD5	Power supply for Logic circuit	1.5	VDD		1.5	-
67	UVFLAG	Reference timing pulse for multiplexed Cb/Cr signal	3.3	OUT		-	-
68	HDOUT	Horizontal reference timing pulse	3.3	OUT		-	-
69	DVSS5	GND for Logic circuit	0	GND		0	-
70	VDOUT	Vertical reference timing pulse	3.3	OUT		-	-
71	ODD/EVEN	Field index output	3.3	OUT		-	-
72	VBIREADY	Reference timing pulse of IIC read for VBI data slice	3.3	OUT		-	-
		Function (Hi level at 23 line and 286 line)					
73	CGP	Clamp gate timing pulse	3.3	OUT		-	-
74	YCLAMPP1	Clamp signal output for CVBSIN	3.3	OUT		-	-
75	YCLAMPP2	Clamp signal output for YIN	3.3	OUT		-	-
76	BIASYAD	Bias terminal for internal 10bit ADC	2.5	Bypass		0.8	-
77	VRTYAD	Reference top voltage terminal for internal 10bit ADC	2.5	Bypass		1.75	- \/DD\/AD0.4
78	YIN	Analog Y signal input terminal (10bit ADC)	2.5	IN		-	VDDYADx0.4
79	VSSYAD	GND for internal 10bit ADC	0	GND		0	-
80	VRMYAD	The reference middle voltage terminal for	2.5	Bypass		1.25	-
-04	C) /DCIN	Internal 10bit ADC	0.5	INI			\/DD\/AD0.4
81	CVBSIN VDDYAD	Analog CVBS signal input terminal (10bit ADC)	2.5	VDD		- 2.5	VDDYADx0.4
82		Power supply for internal 10bit ADC	2.5			2.5	-
83	VRBYAD BIASCAD	Reference bottom voltage terminal for internal 10bit ADC Bias terminal for internal 8bit C/Cb-ADC	2.5 2.5	Bypass		0.75 0.8	-
84 85	VRTCAD	Reference top voltage terminal for internal 8bit C/Cb-ADC	2.5	Bypass Bypass	Analog	1.75	-
86	CIN	Analog C signal input terminal (8bit ADC)	2.5	IN		1.75	VDDCADx0.4
87	VSSCAD	GND for internal 8bit C/Cb-ADC	0	GND		0	- VDDCADXU.4
88	CbIN	Analog Cb signal input terminal (8bit ADC)	2.5	IN		Ū	VDDCADx0.4
89	VDDCAD	Power supply for internal 8bit C/Cb-ADC	2.5	VDD		2.5	
90	VRBCAD	Reference bottom voltage terminal for 8bit C/Cb-ADC	2.5	Bypass		0.75	-
91	BIASRAD	Bias terminal for internal 8bit Cr-ADC	2.5	Bypass		0.75	_
92	VRTRAD	Reference top voltage terminal for 8bit Cr-ADC	2.5	Bypass		1.75	-
93	VSSRAD	GND for internal 8bit Cr-ADC	0	GND		0	-
94	CrIN	Analog Cb signal input terminal (8bit ADC)	2.5	IN		-	VDDRADx0.4
95	VDDRAD	Power supply for internal 8bit Cr-ADC	2.5	VDD		2.5	-
96	VRBRAD	Reference bottom voltage terminal 8bit Cr-ADC	2.5	Bypass		0.75	
97	VDDDA	Power supply for internal DAC of NCO	2.5	VDD		2.5	-
98	DAOUT	Output terminal of DAC of NCO	2.5	OUT		2.5	VDDDA-VDDD
30	DAGGI	Output terminal of DAC of NCO	2.0	001			A*0.6
99	VSSDA	GND for internal DAC of NCO	0	GND		0	- A 0.0
	BIASDA	Bias terminal for internal DAC	2.5	Bypass		0.9	-
	J., (OD) (= Communitor internal D/10	2.0	- y pass		0.0	I

(Note) Please place the capacitor at near the terminal.

Please take care Surge for the IIC I/F terminals.

4 . Functional Description


4.1 General Description

TOSHIBA

TC90101FG is a Video decoder device for multi color system (525i. 625i).

TC90101FG also has a through mode and sync processing for 525p & 625p component signal.

1.TC90101FG has input interface for CVBS , S-Video, Y C b C r. For RGB signal it needs some external circuit as below.



- 2. Automatic clamp control circuit.
- 3. Multi 3line comb filter.
- 4. Multi color decoder and sync processing.
- 5. Color system detection circuit. (Selectable auto detection and manual setting.) Result of color system detection can be read via IIC.
- 6. Frequncy detection circuit for 525i/525p/625i/625p for component signal.
- 7. AGC circuit circuit at after stage of ADC.
- 8. Picture processing circuit for CVBS, S-Video, 525i/625l component signal.
- 9. Selectable ITUR-601, ITUR-656 output interface.
- 10. VBI data slice function (525i ID-1/525p ID-1/ CCD/ WSS). It can be read via IIC.
- 11. Macrovision detection circuit.
- 12. Noise level detection circuit.
- 13. Superposition function for IIC read data on ITUR-656 ouitput.

4.2 Fanctional Discription

1. Clock System

TC90101FG has a digital VCO circuit which uses 42MHz free run X'tal OSC.

Digital VCO circuit generates 27MHz fH clock for input stage, 4fsc clock for internal comb block And 13.5MHz for output stage.

2.0 Input interface

Input signal	Pin name	Terminal
CVBS	CVBS IN	81
Y(S-Video & Component)	YIN	78
C(S-Video & Component)	CIN	86
Cb	Cb IN	88
Cr	Cr IN	94

2.1 Selection input signal

Input signal can be set via INSEL at sub address 00hex.

INSEL: 00: CVBS 01: S-Video 10: YCbCr 11: SCART(**)

(*): it's not available to input RGB signal dilectlly.

It's needs RGB to YCbCr conversion circuit at the before stage of TC90101FG. In this mode CVBS must be inputted to CVBIN for sync processing, noise dtection and VBI data slice.

2.2 Input signal amplitude

TC90101FG has a 10bit ADC for CVBS & Y signal and 2ch 8bit ADC for C & Cb/Cr. The Dynamic range of ADC is desgned as AVDD *0.4 (Normally 1Vpp at AVDD = 2.5V). The recomemdation amplitude of the input signal : 0.7Vpp at 140IRE (CVBS/Y) . refer to fig-1. * in case of AGC ON, recommendation input signal amplitude is 0.6Vpp (140IRE).

in case of AGC ON, recommendation input signal amplitude is 0.6Vpp (140IRE).
 (AGC control range is from - 6dB to +3dB.)




Fig-1. Amlitude of CVBS input




Fig-2. Amlitude of C input




Fig-3. Amlitude of base band C signal input

The amplitude of input signal for 10bit ADC is 0.7Vp-p as 140IRE. in case of C signal for S-video.

The amplitude of input signal for C ADC is 0.2Vp-p as 40IRE. (Refer to Fig-2.)

The amplitude of input signal for Cb/Cr is 0.7Vp-p as 100% level. (Refer to Fig-3.) (VDD = 2.5V)

Input signal vs output signal level

t digital vo datpat digital level									
Input signal	Input signal amplitude:	Ouput signal level(LSB)							
	Vp-p()								
CVBS	0.7Vp-p(500mVp-p)	16-235(pedestal to white 100%) (8bit mode)							
Υ	0.7Vp-p(500mVp-p)	16-235(pedestal to white 100%) (8bit mode)							
С	0.2Vp-p(Burst)	16-240(8bit mode)							
Cb	0.7Vp-p (100% color)	16-240 (8bit mode)							
Cr	0.7Vp-p (100% color)	16-240 (8bit mode)							

Input signal amplitude: For CVBS and Y, it means 100% level (140IRE).

(500mVp-p: pedestal to white 100%.) Cb/Cr, it means 100% color bar Signal.

Notice: These amplitude of output signal have done by initial value of IIC registers related with gain.

3. Clamping

The clam control circuit controls the corect clamping for input signals.

TC90101FG has a feed back clamp for H-Sync portion of CVBS/Y input signal to clamp 256LSB(10bit unit). It is selectable to use the 2 types of the feed back clamp (internal circuit or external circuit) via IIC bus. (FBCLMPEX at sub address 03 hex.)

In case use external, the clamp signal from YCLAMP1,YCLAMP2(pin 74,75) to be connected with input Terminals. (refer to application circuit.)

For C signal, it is biased to 128 LSB. For Cb and Cr signal, it is used keed clamping control to 128 LSB.

Input mode	Input signal	Pin number	ADC	Clamping function	Comment
CVBS	CVBS	81	10bit		Time constant is selectable for
0.101	Y	78	10bit	Feed back clamp	internalClamping mode via BUS FBCLMOD atSub address 32hex.
S- Video/	С	86	8bit	-	Biased to 128LSB
YCbCr	Cb/Cr	88/94	8bit	Keed clamp	
CVBS+	CVBS	81	8bit	Sync chip clamp	
YCbCr	Y	78	10bit	Feed back clamp	
(1H)	Cb/Cr	88/94	8bit(MPX)	Keed clamp	

4. TV system detection for CVBS and S- Video input

TC90101FG has 4 types of detection mode and it is selectable via AUTDET at sub address 00hex.

AUTODET	Mode	Fsc detection	Commemt
00	Manual setting	-	TV system is set via TV0 – TV3 at sub address 00hex.
01	EU	4.4336MHz 3.57954MHz	Priority: 4.43MHz PAL NTSC SECAM (it's not available to detect 3.58MHz PAL signal.)
10	South America	3.57954MHz 3.5756MHz 3.5820MHz	Priority: 3.58MHz PAL 3.58MHz NTSC (it's not available to detect 4.43MHz fsc signal.)
11	Full multi	4.4336MHz 3.57954MHz 3.5756MHz 3.5820MHz	Priority : PAL NTSC SECAM

There is not priority for 50Hz/60Hz(Vertical frequency) detection.

VD output (pin 70) is controlled via VD.DET at sub address 23hex.

[00] : free run.

[01]: fixed mode when it detects no signal (The frequency of VDOUT is depends on TVM2.)

[10]: Fixed Frequency at Manual setting mode.

[11]: VDOUT is depends on TVM2 at all of TV system detection mode.

5. H/V Sync processing

TC90101FG has H/V sync separation circuit and regenrates HD/VD pulse.

The phase and width of HD/VD pulse are controlled via THRHV at sub address 22hex.

[0]: 656 format.

[1] : Syncronized with input signal.

6. D2 signal (525p/525p component) processing

TC90101FG has D1 and D2 detection circuit and Sync processing for D2 signal.

D2 signal is converted as 4:2:2 digital signal by internal ADC. (Sampling rate of Y ADC is 27MHz.)

ID-1 data slice for 525p is available but It's not available to use picture implrovement function and Noise level detection, (The sliced data of ID-1 can be read via IIC.)

7. T.O.F (Take Off filter)

TC90101FG has Take Off filiter which is in front of color decoder.

Characteristic of T.O.F is set via TOF at sub address 0C hex.

[000]: Off [001]: type 1- [111]: type 7

(Type 1 : BPF.)

8. Y process

- a) Vertical enhancement: adjustable coring, gain, and non-linear performance
- b) LTI function

The performance of this function is controlled via Iregisters at 04 and 05 hex.

f0: 3.3MHz / 2.2MHz

Coring: 0.8IRE/1.6IRE/3.2IRE/6.4IRE

Gain: Off / 1/8 / 1/4 / 1/2


c) Sharpness

The performance of this function is controlled via Iregisters at 02 and 03 hex.

f0: 4.2MHz / 3.3MHz

Coring: 0.8IRE/1.6IRE/3.2IRE/6.4IRE

Gain: -1/4 - Off - 1/2



d) Noise canceller

The performance of this function is controlled via Iregisters at 04 hex.

f0: 4.2MHz / 3.3MHz (It uses same register with f0 of sharpness control.)

Coring: 0.8IRE/1.6IRE/3.2IRE/6.4IRE

Gain: -1/4 - Off - 1/2

e) Contrast

Control range: $\times (1/2) - \times 2.4$

f) Brightness

it's effective at the periode of picture signal portion. Control range: -128LSB - 128LSB (10bit unit)

9. C process

- a) ACC control: A reference level is set up by register ACC LEVEL.
- b) Killer control: sensitivity of killer is set via [BUS KILLV] at sub address 37 hex.

In case Killer detection, comb filter for Y becomes off.

c) HUE control: Hue control is available for CVBS and C signal of NTSC system.

Hue bias: 0 --- +45degree

Hue range: -45 degree --- +43.6degree

d) Sub color gain control

Amplitude of Cb and Cr signals are controlled via IIC.

Control range is -6dB --- +2.8dB

e) CTI function

f0 is selectable (1.7MHz/ 3.3MHz).

Coring level is selectable (0.4IRE/ 0.8IRE/ 1.6IRE/ 3.2IRE).

Gain is selectable (OFF/ x1/8 / x1/4 / x1/2).

f) Offset control of the period of picture area

The DC level of the Cb and Cr signals are controlled via IIC independently.

Control range: -8LSB ---- +7LSB (10bit unit)

10. Output format

Output format (data format/clock/phase) is controlled via IIC Bus.

Y: The Pedestal level is 16LSB at 8bit output format and 64LSB at 10bit output format.

C: The signal level is 128LSB except for picture periode at 8bit output mode. (10bit mode: 512LSB)

The output format (656/601) is set via FORMATO (01h,D3) and the Dynamic range is set via OUTBITS(01h,D2) Picture periode of Y output can be controlled by CLP (20h,D0).

CLP = [1]: the signal of under 16LSB (8bit mode) is sliced at 16LSB. (standard mode.)


CLP = [0]: It's available to output the signal of under 16LSB.

Normaly it must be set [1].

Output Terminals	Bit	Data rate	Comment
YOUT [0-9] (note)	10	13.5MHz/27MHz (601/656)	Y/YCbCr(601/656)
COUT [0-9] (note)	10	6.75MHz	Cb/Cr (CLK: 13.5MHz)
UVFLAG	1	(13.5/2)MHz	Reference timing pulse for Cb/Cr Polarity : Cr = High(Initial value)
CKOUT (note)	1	13.5MHz/27MHz(/54M Hz)	864fH/1728fH:625line source 858fH/1716fH:525line source Polarity: Reversal(Initial value)
HDOUT	1	fH	Re-generated HD
VDOUT	1	fV	Re- generated VD
ODDEVEN	1	fV	Field indication
VBIREADY	1	fV	Flag after VBI data slicing

Note: YOUT, COUT, CKOUT has Hi impeadance mode. (01h,D1)


a) 525i/60Hz CVBS input mode



Selectable Sync through mode and 656 mode via THRHV at sub address 22hex.

656: Field1: Line 4 EAV

Field Blanking; Start \rightarrow Line 1 EAV. Finish \rightarrow Line 10 EAV VBI READY: High level output \rightarrow from Line 23 SAV to Line 24 EAV




Selectable Sync through mode and 656 mode via THRHV at sub address 22hex.

656: Field 2: Line 266 EAV

Field Blanking; Start \rightarrow Line 264 EAV. Finis \rightarrow Line 273 EAV VBI READY: High level output \rightarrow from Line 286 SAV to Line 287 EAV

b) 625i/50Hz CVBS input mode


(1st, 3rd Field)



Selectable Sync through mode and 656 mode via THRHV at sub address 22hex.

656: Field1: Line 1 EAV

Field Blanking; Start \rightarrow Line 624 EAV. Finis \rightarrow Line 23 EAV VBI READY: High level output \rightarrow from Line 64 SAV to Line 65 EAV



Selectable Sync through mode and 656 mode via THRHV at sub address 22hex.

656: Field 2: Line 313 EAV

Field Blanking; Start \rightarrow Line 311 EAV. Finis \rightarrow Line 336 EAV VBI READY: High level output \rightarrow from Line 377 SAV to Line 378 EAV

The pulse width of HD/VD output at Sync through mode

	525i	625i
HD pulse width	4.74 µ s	
	(128 cycle (unit: 27Mł	Hz clock)
VD pulse width	3 H	2.5H

Notice: 656 output mode

The width of HD pulse is same as the period of between EAV and SAV. In case of input non standard signal, it may not be above value.

TC90101FG

11. Feature function

a) S/N detection (noise level detection)

Noise level detection is performed in the vertical blanking period. The result of noise level detection is stored to IIC read register and it is performed at every field.


The related write registers are as follows.

EN NOISEV S (sub address 1B hex): Setup of start line for noise detection.

EN NOISEV W (sub address 1A hex): Setup of the numbers of lines for noise detection.

EN NOISEH S (sub address 1A hex): Setup of start position for noise detection at selected line.

EN NOISEH W(sub address 1A hex): Setup of the period for noise detection at selected line.



b-1) Video ID (ID-1) data slice function for NTSC 525i signal (CVBS/S-video/Component)

ID-1 data slicing is performed at line 20 and 283 in the vertical blanking period.

The sliced data is stored to IIC read register and it is performed at every field.

b-2) Video ID (ID-1) data slice function for NTSC 525p signal (Component)

ID-1 data slicing is performed at line 41 in the vertical blanking period for NTSC 525p signal. The sliced data is stored to IIC read register and it is performed at every vertical blanking periode.

- c) CCD data slice function for US area(NTSC 525i signal (CVBS))
 - CCD data slicing is performed at line 21 and 284 in the vertical blanking period.

The sliced data is stored to IIC read register and it is performed at every field.

CRI detection, start bit detection and sliced data can be read via IIC bus.

- d) WSS data slice function for EU area (PAL 625i signal (CVBS))
 - WSS data slicing is performed at line 23 and 336 in the vertical blanking period.

The sliced data is stored to IIC read register and it is performed at every field.

RUN-IN detection, start code detection and sliced data can be read via IIC bus.

e) Macrovision detection

TC90101FG can detect a pseudo sync, AGC pulse and color stripe.

The result of Macrovision detection can be read via IIC bus.

f) AGC function

TC90101FG has an AGC function for CVBS and Y signal (S-video).

The related write registers are as follows.

PAGCON (sub address 2B hex): Setup for PEAK AGC function.

PKLIM (sub address 2B hex): Setup for limit level for PEAK AGC function.

SAGCON (sub address 2B hex): Setup for SYNC AGC function.

(Through mode: Both registers (PAGCON & SAGCON) must be set [0].)

12. Insertion of IIC read data for output

TC90101FG has IIC read data insert mode for ITU-656 out put format.

It's also available for ITU-601 mode. These functions are based on ARIB STD-B6.

Selection of the line for IIC read data insertion is set via register at sub address 25hex and 26hex .

25H D7: Insertion ON / OFF control for Horisontal blanking periode.

25H D6: Insertion ON / OFF control for Vertical blanking periode.

25H D5: Selection of insertion for ITU-601 mode

25H D4-D0: Line selection of insertion for Horizontal blanking periode.

26H D7-D4: Line selection of insertion for Vertical blanking periode.

TC90101FG uses "the 2nd form of ARIB"

ADF	DID	SDID	DC	UDW	CS

ADF : Auxiliary signal flag word (Fixation) 3 word

DID : For discernment (set by register)

SDID : For discernment 2nd data(set by register)

DC : Data count code (the numbers of UDW word)

UDW: User data word (main data)
CS: Check sum (DID ~ UDW)

ADF

ADF uses fixed value.

1) at the 10bit mode

000h 3FFh 3FFh

2) at the 8 bit mode

00h FFh FFh

DID

DID has 4bit control registers (26H:D3-D0).

1) For 10bit mode.

D9(MSB)	9(MSB) D8		D6	D5	D4	D3	D2	D1	D0(LSB)
D8	D[7:0]の偶数パリティビット	0	1	0	0	DID3	DID2	DID1	DID0

2) For 8bit mode

<i>2)</i> 1 01 0010	The obtained.													
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)							
0	0	0	0	DID3	DID2	0	0 定							

(Notice) DID[3:2] = 00 is not available when use 8bit mode.

SDID

SDID has 4bit control registers (27H).

1) For 10bit mode.

D9(MSB)	D8	D7	D6	D5	D4	D3	D2	D1	D0(LSB)
_	D[7:0]の偶数パリティビット	SDID7	SDID6	SDID5	SDID4	SDID3	SDID2	SDID1	SDID0
D8									

2) For 8bit mode.

D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
SDID7	SDID6	SDID5	SDID4	SDID3	SDID2	0	0

(Notice) DID[7:2] = 0000 00 is not available when use 8bit mode.

DC

DC uses Fixed value.

1) For 10bit mode

 .,									
D9(MSB)	D8	D7	D6	D5	D4	D3	D2	D1	D0(LSB)
0	1	0	0	1	0	0	0	0	0

2) For 8bit mode.


D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
0	1	0	0	1	0	0	0

UWD

<I2C Read Bus 656 insertion specification. >

In case of 1byte Read register (RD[7:0]), it is superposed as below

·Read register 1 byte.



C S

Check sum means total value of DID to UWD as below.

1) 10bit mode

It calculates total value of the 9bits low ranks of DID, SDID, DC and all of UDW. MSB(D9) means D8 of calculated valu. (it ignores the over flow.)

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	To	Total value of the 9bits low ranks of DID, SDID, DC and all of UDW.								
D8				(it ignor	es the ov	er flow.)				

2)8bit mode

It calculates total value of the 7bits low ranks of DID, SDID, DC and all of UDW. MSB(D7) means D6 of calculated valu. (it ignores the over flow.)


D7	D6	D5	D4	D3	D2	D1	D0		
	To	Total value of the 9bits low ranks of DID, SDID, DC							
D6		and all of UDW.(it ignores the over flow.)							

4. IIC BUS


TC90101FG has two slave address (B2 hexand B0hex). A slave address is chosen by BUSSEL Terminal which is pin 24. (BUSSEL=L: B0hex, BUSSEL=H: B2hex) 。

A6	A5	A4	A3	A2	A1	A0	R/W
1	0	1	1	0	0	Χ	Х


· Data transmission format




(1) Start condition, Stop condition



(2) Bit transmission



(3) Acknowledgement



Purchase of TOSHIBA I^2C components conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

IIC BUS MAP

110 000	IVIAI							
Sub	D7	D6	D5	D4	D3	D2	D1	D0
00H	INS	SEL	TVM3	TVM2	TVM1	TVM0	AUT	ODET
	Input signa	al selection	FSC selection	FV selection	PAL selection	SECAM selection	Color system	detection mode
		CVBS	0:3.58MHz	0:60Hz	0:Not PAL	0:Not SECAM		-D5··D2 : Active)
	1	(S-Video)	1:4.43MHz	1 : 50Hz	1:PAL	1:SECAM	01 : EU mode	. 20 22 . 7.00,
		D2 Component)	0000: NT358	0100:NT50	1000:NT443	1100:don't use	10: South Ameri	ica
	,	oCr(for SCART)					11: Full detection	
	11.6765+16	OCI(IOI SCART)	0001:don't use	0101:don't use	1001 : SEC60	1101:SECAM	11. Full detection	n mode
			0010:PAL-M	0110:PAL-N	1010:PAL60	1110:PAL		
INIT:03H			0011:don't use		1011:don't use	1111:don't use		
01H	YCS Mode			LCK	FORMATO	OUTBITS	HIZMODE	ADPWD
	3LYCS selection	Fixed to [0]	Frequency of CKC	UT(pin48) selection			setting of output	Stand by mode
	0:3line		10∶54MHz	00:13.5MHz	0:Rec601	0∶8bit	0:Normal	0:ADC-OFF
INIT:33H	1:BPF		11:13.5MHz	01:27MHz	1:Rec656	1:10bit	1:Open	1: Normal
02H		GAIN		AX POINT	V ENH SLI		FENH	PRENH
02		nce Gain		Non-linear		ce Coring	Sharpness fo	Pre Enhance
	00:OFF	10: ×1/4	00: 6IRE	10:13IRE	00: O F F	10:1.6IRE	0:4.2MHz	0:OFF
INIT.24LI	01: x 1/8	10: x 1/4 11: x 1/2	01: 9IRE	11:16IRE	01:0.8IRE	11:2.3IRE		1:ON
INIT:34H	01. x 1/6		ESS GAIN	II. IOIKE			1:3.3MHz	
03H					SHARPNESS		FBCLAMP	FBCLMPEX
		•	nin Adjustment		Shrpnes	ss coring	F/B CLAMP	FB CLAMP mode
	1000:(don't use)	1100:-3/16	0000:1/16	0100:5/16			0: Auto mode	0: External
	1001:(don't use)	1101:-2/16	0001:2/16	0101:6/16	00:0.8IRE	10:3.2IRE	1 : Always ON	1: Internal
	1010:(don't use)	1110:-1/16	0010:3/16	0110:7/16	01:1.6IRE	11:6.4IRE	1	
INIT:F0H	1011:-4/16	1111:OFF	0011:4/16	0111:8/16				
04H	NOISE CA	NCEL GAIN	FLTI	FCTI		SET I	DELAY	
	Gain Adj	ustment	LTI fo	CTI fo		Cb and Cr De	lay Adjustment	
	00∶OFF	10: ×1/2	0∶3.3MHz	0:1.7MHz	0000:-296	6ns ~ 1000:Cen	ter ~ 1111:259ns	(37ns unit)
INIT:08H	01: x 1/4	11: ×1	1:2.2MHz	1:3.4MHz				(,
05H		GAIN		E LEVEL	CTL	GAIN	CTLSLIC	CE LEVEL
0011		Adjustment		Coring		Gain		Coring
	00:OFF	10: × 1/4	00:0.8IRE	10:3.2IRE	00:OFF	10: ×1/2	00:0.4IRE	10:1.6IRE
INIT								
INIT:00H	01: × 1/8	11: ×1/2	01:1.6IRE	11:6.4IRE	01: ×1/4	11: x 3/4	01:0.8IRE	11:3.2IRE
06H					TRAST			
					Adjustment			
INIT:40H					$h: x1 \sim FFh: x2.4$			
07H					ITNESS			
					s Control			
INIT:00H			10000000: -128LSI	B ~ 00000000:0	DLSB ~ 01111111	1:+128LSB(10bit))	
08H		CR OUTI	PUT GAIN			CB OUT	PUT GAIN	
			djustment				Adjustment	
INIT:00H	100): x 1 ~ 0111: x	1.4	100	$00: \times 1/2 \sim 0000$	0: × 1 ~ 0111: ×	¢ 1.4
09H	1		JT OFFSET				JT OFFSET	
0911			set Adjustment				fset Adjustment	
INIT	1000		~ 0111:+7LSB	(1 0 h i +)	1000:		~ 0111:+7LSB	(1 0 hi+)
INIT:00H	1000	0L3D - 0000, 0	OTTT, T/LOD	HUE	1000, -	0L3D * 0000.0	UIII, TILOD	
0AH				ПОЕ				FP_FIL
			HUE ad	justment (for NTS	C signal)			filter for Feed
		40		•	0111111: + 43.6	2 0		back
BUT 2		10	00000 45° ~	0000000;0°~	UTITITE + 43.6	U		0:OFF
INIT:01H				DIAG				1 : ON
0BH				BIAS			CLPFOF	DCLAMP_VMASK
	∥ HU	∟ bias adjustment (e of R-Y (NTSC o	nly)	C Trap (burst)	V mask of digital
			000000:0°~	111111: + 45°			(for degital clamp)	clamp
							0:OFF	0:OFF
INIT:03H							1 : ON	1:ON
0CH		Y INPUT	OFFSET		BUS_DCOMTRP2		TOF	
					DCOMB out	-		ion
		Oriset adjustmen	t for clamp Y input		C Trap	1	ake off filter select	IUII
	1000):-31mV ~ 0000	:0mV ~ 0111:+2	27mV	0:OFF		000:OFF,001:BP	F,
INIT:00H		2200	,		1 : ON		10:MIN ~ 111:M	
0DH	1					Ů	1	
INIT:00H							1	
	1	Y ClampPulse_F	1		V. ClampBulas W		DICITAL	V CL AMD
0EH	Direct P		James for V	A 41: 1 1	Y ClampPulse_W	dinital alcorr		Y CLAMP
	Phase adu	ustment of digital of	латтр тог ү		of Clamp widthfor Y			of Y digital clamp
			00			ah II s	- 00 OFF	10 . madiam
		I.19 µ s ~ 111:3	26 µ s	000:	0.9 µ s ~ 111∶2.9	ο μ 3	00∶OFF	10: mediam
INIT:00H		I.19 μ s ~ 111:3	•	000:	0.9 µ s ~ 111:2.s	•	01:small	10∵nlediam 11∶large
INIT:00H 0FH		1.19 µ s ~ 111:3	T OFFSET	000:	0.9 μ s ~ 111:2.s	CB INPU	01∶small T OFFSET	
		1.19 µ s ~ 111:3	•	000:		CB INPU	01 : small T OFFSET ent for Cb input	11∶large
	000:1	CR INPU	T OFFSET			CB INPU	01∶small T OFFSET	11∶large

^{* :} Every blank register must be set "0".

Sub	D7	D6	D5	D4	D3	D2	D1	D0	
10H	D1		MPP S	DŦ	D3		MPP W	DO	
	Adjust		np phase for analog	Cb/Cr	Adjus	tment of input clan		Cb/Cr	
INIT:00H			0: ± 0 ~ 0111:+			-1.185 µ s ~ 0000	D: ± 0 ~ 0111:+	+1.04 μ s	
11H		C ClampPulse_F			C ClampPulse_W		DIGITAL	. C CLAMP	
		of digital clamp pha		Adjustment of digital clamp width for Cb/Cr Time constant of Cb/Cr				Cb/Cr digital clamp	
	000:1	.19 µ s ~ 111:3	.26 µ s	000:0.9 μ s ~ 111:2.96 μ s 00:OFF 10					
INIT:00H	00115117		01.00.1(11.1.50.1.5)		01:small 11				
12H	CONFIX		OLOR KILLER LEVI		ACC LEVEL Adjustment A C C reference level				
	Killer function 0∶normal	•	e sensitivity of the 00:Max ~ 111:N		0	000: Min ~ 1111		20)	
INIT:08H	1 : killer off	0	OU.IVIAX ~ III.IV	1111	0	OOO, WITH ~ TITT	, IVI a x (IIIILIaI . I O	JO)	
13H		DIST	COMB+	1LINE DOT	COM443N	1	CGAIN		
		(Horizontal)			Comb selection	SECA	M用 Y trap perfo	rmance	
	00:OFF	10: x0.17	0:OFF	0:OFF	for 443NTSC	000 : O F F	~ 111: x 0.875	(Intial:011)	
	01 : x0.16	11: x0.18	1 : ON	1 : ON	0:1H Comb				
INIT:5BH					1:2H Comb				
14H		AL SYNC	SEPA LVL		P CLAMP1	VSEPLVL	VLMT	HHKIL	
		for external sync	Sync sepa. Level		mode for CVBS	V sepa mode	V sepa limit	AFC V mask	
	00:OFF(internal) 01:CsyncH	10: CsyncL 11: VsyncH	0:30% 1:40%	00:ON 01:OFF	10:AUTO1 11:AUTO2	0:5/16	0: 1/8 1: 1/16	0∶OFF 1∶ON	
INIT:1CH	01. Csylicit	ii. Vayiicii	1.40%	01.011	11.A0102	1:1/2	1. 1/10	1.ON	
15H			SHC	TRL		1.1/2	MUTE	C MUTE	
			Adjustment Horizon		e		picture mute	Cb/Cr out mute	
	10	0000: -4.74 μ s ~	$000000: \pm 0 \mu s$	~ 011111:+4.46	μ s (1/6.75MHzステゥ	'ブ')	0:OFF	0:OFF	
INIT:00H							1:ON	1 : ON	
16H		HDAMP1				HD GAIN1			
		1 fpr H PLL(Phase				for H PLL(Phase di			
INIT:4EH	00	0∶large ~ 111∶sı HDAMP2	nali		0000	0:small ~ 11111 HDGAIN2	arge		
17H	Time constant 2	fpr H PLL(Phase d	ifference: middle)		Loop gain 1 fo	or H PLL(Phase diffe	rence: middle)		
INIT:85H		0∶large ~ 111∶si			0000 gail 1 10	0∶small ~ 11111	: large		
18H		HDAMP3				HDGAIN3	0		
		3 fpr H PLL(Phase			Loop gain 1 f	or H PLL(Phase diff	erence: small)		
INIT:A6H	00	0∶large ~ 111∶sı			0000	0:small ~ 11111	•		
19H			ON12				ON21		
INUT 4011	Thresh		se diffrence large to	o middle	Thres	hold level at the pha		e to big	
INIT:48H 1AH		EN NOISEH S	~ 1111:High	1	EN_NOISEH_W	0000:OFF 7	~ 1111:High	DISEV W	
IAII	Adjustment	start phase for noi	se detection	Adjustmer	nt the width for nois	e detection		on line numbers	
	,	~ 100:36.9uS ~			~ 100:14.1uS ~		00:1H	10:3H	
INIT:90H							01:2H	11 : 4H	
1BH			DISEV_S			FLOCK		RACH	
		,	e for noise detectio	n		HPLL Gain at lock		ck period	
			111:+15H			0:1/2	00:3V	01 : 4V	
INIT			7 is as 0H			1:no change	10:5V	11:6V	
INIT:00H 1CH			4 is as 0 H DPH			//[PH		
ICH	Δdiı		phase for digital out	put	Δα	ljustment Vertical p		nut	
INIT:00H			0:0uS ~ 1111:+				1111:+15H	·P·	
1DH			IXH_S				IXH_W		
			horizontal signal pro			stment width of hor			
INIT:00H	1000:-1		cemter ~ 0111:	+1.04 μ s		1.185 µ s ~ 0000		+1.04 µ s	
1EH			IXV_S		EN_PIXV_A		COMB KILL		
	Adjustr		vertical signal prod	cessing		000:OFF	011:1 ~ 23H	110:1 ~ 26H	
INIT		0000: line 10	~ 1111: line 25		0: Manual 001: 1 ~ 21H 100: 1 ~ 24H 111: Au				
INIT:07H		IDI	LK_S		1:Auto	010∶1 ~ 22H	101 : 1 ~ 25H _K_W	(60:22H,50:23H)	
1FH	Δ,		LK_S se of horizontal BL	K		Adjustment width			
INIT:00H		,); ± 0 ~ 0111;+2		1000	-2.37 µ s ~ 0000			
11111.0011	1000,	, μ υ υ υ υ υ	0 0111, 72	м з	1000	σ. μ σ σ σ σ σ σ σ σ σ σ σ σ σ σ σ σ σ	v 0111. T	· P ·	

^{*:} Every blank register must be set "0".

Cub	D.7	DC	Dr	D4	D2	DO	D4	D0
Sub 20H	D7	D6 BF	D5 P S	D4	D3	D2 VBIVAD[2:0]	D1	D0 CLP
2011		Adjustment start p	hase of burst gate			nt the pase of VBI		16LSB limit
		0000:center ~	1111∶+4.44 µ s		100:-4	1H ~ 000:center ~	111:3H	0:OFF
INIT:00H 21H		VPHS	s step)	HD	ST		BYFOFF	1:ON BCFOFF
21П	Adjustment	start phase of V a	t THRHV=1	Delay adjustm			BSRY filter	BSRC filter
	110:384W	011:192W	000:0W	10:40w	00:32w		BORT III.	Borto Intol
	111:don't use	100:256W	001:64W	11 : 44w	01:36w		0:ON	0:ON
INIT:03H	(1W:27MHz) PHPOLE	101:320W PVPOLE	010:128W PFPOLE	THRHV	(1W:27MHz) INVCK	SEL BLK	1:OFF YOLEVEL	1:OFF
22H	HDOUT polarity	VDOUT polarity	Field polarity	H,V-OUT through	CKOUT polarity	V.BLK processing	1/1.71875	
	TIDOOT polarity	VDOOT polarity	ricia polarity	11, V OOT tillough	Ortoo i polarity	V.BER processing	Y output amplitude	
	0:active	0:active	0:active	0: 656	0:active	0:normal	0:1.71875	
INIT:18H	1: negative	1: negative	1∶negative VD	1: through	1:negative	1: through	1 : 1.0 EXVDF	
23H		RBCHG Cb/Cr phase	_	VDOUT	FIELD_DET Field Det.	Λdi	ustment Ext VD ph	200
		0:normal	00:Free run	VD001	at no -sig.	000:center	011:+5.96us	110: -3.97us
		1 : change	01:Fixed mode 50/	'60 (on TVM2)	0: AUTO	001:+1.99us	100:-7.94us	111: -1.99us
		Ů	10:Fixed mode at I		1: Fixed Low	010:+3.97us	101:-5.96us	
INIT:00H			11: Fixed mode for N					
24H		FLDTMSEL	no sig at AUTO mod	VCTOLE	VCRESET	AFC Cont	SEL R	ΠΑΤΑ
2711	Adjustment ho	orizontal phase for	field detection	V count	V count reset	AFC control	Start phase of I	
	000: -5.7 μ s	011: -13.2 μ s	110: -20.9 µ s	Vocant	v ddunt 1000t	741 0 00111101	Ctart priace or .	.0 .044 .09.010.0
	001: -8.2 μ s	100: -15.7 μ s	111: -23.2 µ s	0:-H/8 ~ +H/4	0:OFF	0:OFF	00:CDEC	01:CCD
INIT:80H	010:-10.7 μ s	101:-18.4 µ s	·	1: ± H/8	1:ON	1:ON	10:ID1	11:WSS
25H	AXD_HON	AXD_VON	AXD_SSEL			AXD_HSEL[4:0]		
	data insert of H	data insert of V	data incert			number for incert		
	0:OFF	0:OFF	for 601 format 0:incert to CbCr			21/284 line + AXI 24/337 line + AX		
INIT:00H	1:ON	1:ON	1:incert to 9501		171249	. 217007 11110 1 7170	D_11022	
26H		AXD_VS				DID		
	l		ert data to field BL	<		For DI	D code	
DUT 0011			e+AXD_VSEL					
INIT:00H 27H		PAL: Time	+AXD_VSEL	SDID	17.01			
2/H					D code			
INIT:00H				101 011	D Code			
28H	CSO	NTIM	CSO	FTIM	strp idg wd[1]	strp_idg_wd[0]	strp_idg_lv[1]	strp_idg_lv[0]
20		histerisis for		histerisis for		mask periode	Sensit	
		detect ON		detect ON		ipe detection		e detection
INIT:00H	00:OFF 01:1.0s	10:2.0s 11:3.0s	00:OFF 01:0.5s	10:1.0s 11:1.4s	00:10clk 01:15clk	10:20clk 11:30clk	00: Low ~	11: High
29H	CPSON	11.3.08	AGCWID	PSEWID	01.15CK	PSEMOD	PSL	CFI
2011	Color syripe			Adjustment Pseudo		Pseudo H sync		
	detection		detection periode	periodeof H detect				
	0:OFF		0:2.3 ~ 3.2 µ S(D1)	0.1 2 ~ 2 7 H S/D1)		detection		pseudo H sync
	1:ON		0.2.3 3.2 μ 3(D1)	0.1.3 - 2.7 μ 3(D1)			00:20%	pseudo H sync 01:25%
INIT:3AH	1.011		1: 2.0 ~ 3.5 µ S(D1)	1: 1.0 ~ 3.0 µ S(D1)		0:OFF	00:20% 10:40%	pseudo H sync
	1.011		1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2)				pseudo H sync 01:25%
2AH	PALPFON	PASEL	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1)		0:OFF		01:25% 11:60%
	PALPFON LPF for AGC	AGC	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse	ASL	0:OFF 1:ON	10:40% AGC Adjustment of	01:25% 11:60% HYS histerisis time
	PALPFON LPF for AGC pulse & pseudo		1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD	ASL	0:OFF 1:ON	10:40% Adjustment of	01:25% 11:60% HYS histerisis time
	PALPFON LPF for AGC pulse & pseudo H sync detection	AGC Hsync detection	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection	ASL Adjustment of slice	0:OFF 1:ON ICEL level for AGC pulse	10:40% AGC Adjustment of for AGC puls	01:25% 11:60% HYS histerisis time se detection
	PALPFON LPF for AGC pulse & pseudo	AGC Hsync detection 0: after AGC 1:befor AGC	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse	ASL	0:OFF 1:ON	10:40% AGC Adjustment of	01:25% 11:60% HYS histerisis time
2AH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF	AGC Hsync detection 0: after AGC 1:befor AGC PK	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF	ASL Adjustment of slice 00:60% 10:80% PA	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90%	AGC Adjustment of for AGC puls 00:OFF 10:0.7s	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s
2AH INIT:DAH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK	10:40% AGC Adjustment of for AGC pul: 00:OFF 10:0.7s PS Sesitivity for F	01:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP
2AH INIT:DAH 2BH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105%	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2) LIM Ilimit level 10:115%	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90%	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~	Oseudo H sync 01:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small
2AH INIT:DAH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2)	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast -	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK	AGC Adjustment of for AGC pul: 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11: 1/8 LP
2AH INIT:DAH 2BH INIT:1AH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105%	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2) LIM Ilimit level 10:115%	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast -	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11: slow	AGC Adjustment of for AGC pul: 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11: 1/8 LP GCC recovery time
INIT:DAH 2BH INIT:1AH 2CH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105%	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2) LIM Ilimit level 10:115%	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast -	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK	AGC Adjustment of for AGC pul: 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11: 1/8 LP GCC recovery time
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110%	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120%	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast -	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP GCC recovery time 11: slow
INIT:DAH 2BH INIT:1AH 2CH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2) LIM Ilimit level 10:115% 11:120% CSL	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast - SA Adjustment Sync 00: fast -	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time -11:slow	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~	Oseudo H sync 01:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Deak detection 11: small 11:1/8 LP GCC recovery time 11: slow MOD
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110%	1: 2.0 ~ 3.5 μ S(D1) 0:1.1 ~ 1.7 μ S(D2) 1: 1.0 ~ 1.8 μ S(D2) LIM Ilimit level 10:115% 11:120% CSL	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~	Oseudo H sync 01:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Deak detection 11: small 11:1/8 LP GCC recovery time 11: slow MOD
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0:Auto slice	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fix	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 C 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA' Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big	AGC Adjustment of for AGC pul: 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~	Oseudo H sync 01:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11: slow MOD r CCD data slice 01:EVEN
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0:Auto slice 1: fixed slice level	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON ICEL xed slice level 01:496LSB 11:336LSB	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA' Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time -11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 00:ODD 10:Both Field	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11: slow MOD r CCD data slice 01:EVEN 11: Both Field
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON ILPFON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0: Auto slice 1: fixed slice level ISLICES	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM Imit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast - SA Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 10: Both Field	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11: slow MOD r CCD data slice 01:EVEN 11:Both Field SES
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON LPF for CDD	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0:Auto slice 1:fixed slice level ISLICES ID1data slice	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast SA Adjustment Sync 00: fast IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON Det. for amplitude	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES Phase adjustment	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 00:ODD 10:Both Field IPHA Adjustment the	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP GC recovery time 11: slow MOD r CCD data slice 01:EVEN 11:Both Field SES sampling pase
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON ILPFON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0: Auto slice 1: fixed slice level ISLICES	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM Imit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON	ASL Adjustment of slice 00:60% 10:80% PA Adjustment Peak 00: fast - SA Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 10: Both Field	O1:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP GC recovery time 11: slow MOD r CCD data slice 01:EVEN 11:Both Field SES sampling pase
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH INIT:80H 2EH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON ILPFON LPF for ID1 data slice 0:OFF 1:ON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0:Auto slice 1: fixed slice level ISLICES ID1data slice function mode 0: Auto slice 1: fixed slice level 4: fixed slice level 1: fixed slice level 1: fixed slice level 1: fixed slice level	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fix 00:416LSB 10:296LSB ISLI Adjustment fixed 00:480LSB 10:312LSB	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON ICEL xed slice level 01:496LSB 11:336LSB CEL slice level for ID1 01:592LSB 11:368LSB	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA' Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON Det. for amplitude of ID1signal 0:80LSB 1:OFF	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES Phase adjustment forlD1det. 0:Adaptive mode 1:Fixed mode	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 0:ODD 10:Both Field IPHA Adjustment the for 0:0 2:+2	Diseudo H sync 01:25% 11:60% HYS histerisis time se detection 01:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11:slow MOD r CCD data slice 01:EVEN 11:Both Field SES E sampling pase ID1 1:-1 3:+1
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH INIT:80H 2EH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON LPF for CCD 0:OFF 1:ON UPF for ID1 data slice 0:OFF 1:ON WLPFON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0: Auto slice 1: fixed slice level ISLICES ID1data slice function mode 0: Auto slice 1: fixed slice level WSLICES	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB ISLI Adjustment fixed 00:480LSB 10:312LSB WSL	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON ICEL xed slice level 01: 496LSB 11: 336LSB CEL slice level for ID1 01: 592LSB 11: 368LSB	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA' Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON Det. for amplitude of ID1signal 0:80LSB	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES Phase adjustment forlD1det. 0:Adaptive mode 1:Fixed mode WSTMOD	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 10:Both Field IPHA Adjustment the for 0:0 2:+2 WSS	Oseudo H sync O1:25% 11:60% HYS histerisis time se detection O1:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11:slow MOD r CCD data slice O1:EVEN 11:Both Field SES sampling pase ID1 1:-1 3:+1 MOD
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH INIT:80H 2EH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON LPF for ID1 data slice 0:OFF 1:ON WLPFON LPF for WSS1	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0: Auto slice level ISLICES ID1data slice function mode 0: Auto slice 1: fixed slice level WSLICES WSS data	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB ISLI Adjustment fixed 00:480LSB 10:312LSB WSL Adjustment of	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON ICEL xed slice level 01: 496LSB 11: 336LSB CEL slice level for ID1 01: 592LSB 11: 368LSB ICEL the slice level	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA' Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON Det. for amplitude of ID1signal 0:80LSB 1:OFF	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES Phase adjustment forID1det. 0:Adaptive mode 1:Fixed mode WSTMOD WSS SC	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 10:Both Field IPHA Adjustment the for 0:0 2:+2 WSS Field selection	O1:25% 11:60% HYS histerisis time se detection O1:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11: slow MOD r CCD data slice O1:EVEN 11:Both Field SES s sampling pase ID1 1:-1 3:+1 MOD rection for
INIT:DAH 2BH INIT:1AH 2CH INIT:0FH 2 DH INIT:80H 2EH	PALPFON LPF for AGC pulse & pseudo H sync detection 0:OFF 1:ON PAGCON PAGCON Peak AGC 0:OFF 1:ON SAGCON Sync AGC 0:OFF 1:ON CLPFON LPF for CCD 0:OFF 1:ON LPF for CCD 0:OFF 1:ON UPF for ID1 data slice 0:OFF 1:ON WLPFON	AGC Hsync detection 0: after AGC 1:befor AGC PK Peak AGC 00:105% 01:110% CSLICES CCD slice function mode 0: Auto slice 1: fixed slice level ISLICES ID1data slice function mode 0: Auto slice 1: fixed slice level WSLICES	1: 2.0 ~ 3.5 µ S(D1) 0:1.1 ~ 1.7 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) 1: 1.0 ~ 1.8 µ S(D2) LIM : limit level 10:115% 11:120% CSL Adjustment fi: 00:416LSB 10:296LSB ISLI Adjustment fixed 00:480LSB 10:312LSB WSL Adjustment of	1: 1.0 ~ 3.0 µ S(D1) 0:0.9 ~ 1.3 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) 1: 0.8 ~ 1.4 µ S(D2) AGCMOD AGC pulse detection 0:OFF 1:ON AGCLPFON fsc Trap Filter 0:OFF 1:ON ICEL xed slice level 01: 496LSB 11: 336LSB CEL slice level for ID1 01: 592LSB 11: 368LSB	ASL Adjustment of slice 00:60% 10:80% PA' Adjustment Peak 00: fast - SA' Adjustment Sync 00: fast - IRTIMS Phase for ID1 detection 0: ± 0.6 µ s 1: ± 1.2 µ s IRWIDON Det. for amplitude of ID1signal 0:80LSB 1:OFF	0:OFF 1:ON ICEL level for AGC pulse 01:70% 11:90% TTK AGC Atack time 11:slow CSTMOD Sensitivity of CCD start bit 0:big 1:small IEDGES Phase adjustment forlD1det. 0:Adaptive mode 1:Fixed mode WSTMOD	AGC Adjustment of for AGC puls 00:OFF 10:0.7s PS Sesitivity for F 00:big ~ 01:1/4 SS Adjustment Sync A 00: fast ~ CCD Field selection for 10:Both Field IPHA Adjustment the for 0:0 2:+2 WSS	O1:25% 11:60% HYS histerisis time se detection O1:0.4s 11:1.0s LP Peak detection 11: small 11:1/8 LP AGC recovery time 11: slow MOD r CCD data slice O1:EVEN 11:Both Field SES s sampling pase ID1 1:-1 3:+1 MOD rection for

^{*:} Every blank register must be set "0".

	D7	D6	D5	D4	D3	D2	D1	D0	
30H		CCI	DDLY			ID1	DLY		
		Phase adjustment	for CCD data slice			Phase adjustment	for ID1 data slice		
		0000:min ~ 1000:	center ~ 1111:max	(0000:min ~ 1000:center ~ 1111:max				
INIT:88H		1STEP = 128fh 1STEP = 128fh							
31H			SDLY		CDECEV1[4]	YADFILON	FILON1	FILON0	
		Phase adjustment			fsc pull in	13.5M trap	IIR FILTER	IIR FILTER	
			center ~ 1111:max	(performance	for ADC	selection	ON/OFF	
		1STEP	= 128fh		0:Nornal	0:OFF	0:FIL1	0:OFF	
INIT:84H					1:Wide	1 : ON	1:FIL2	1:ON	
32H	PR	ROG	BUS_FE	BCLMOD					
	D1/D2 detection	Manual set		t of theInternal k clamping					
	0 : Manual	0:D1	00: Reference	01:Large					
INIT:80H	1: Auto det.	1:D2	10:Small	11 : Mid					
33H	MGAINSL				MGAIN				
	Manual Gain			۸۵	justment for GCA G	2ain			
	set for GCA			Au	justilient for GCA C	pall I			
	0:OFF								
INIT:00H	1 : ON								
34H			iP_S				P_W		
		stment start phase				, ,	se width of CGP		
	1000:-	-1.185 µ s ~ 000		1.04 µ s	1000:-		0: ± 0 ~ 0111:+	1.04 µ s	
INIT:00H			enter + 3.7 μ s			0000:cen	ter (2 µ s)	OLAMB?	
35H		DET	4VAL					CLAMP 2	
								mp control	
		Threshold lev	el for DET. 443		0		00:ON	10:AUTO1	
		[1000:MIN 0000):CEN 0111:MAX]		0	1	01 : OFF	11: AUTO 2	
INIT:07H									
36H	CGPOUTM	BUS DCOMTRP1						BUS_ENPIXOFF	
	CGP OUT	DCOMB OUT						_	
	control	C Trap						Mute	
	0:auto	0:OFF						0:ON	
INIT:00H	1:forced ON	1:ON						1:OFF	
37H	BUS YNCCK	BUS YNCLV	BUS YNCGA	BUS YNCON	BUS CKILLLV	BUS CNCLV	BUS CNCGA	BUS CNCON	
0/11	Y NOISE	Y NOISE LIM	Y NOISE GAIN	Y NOISE	CKILL Gain	C NOISE LIM	C NOISE GAIN	C NOISE	
		0:4LSB	0: × 1/2	0:OFF	0:Center	0:4LSB	0: × 1/2	0:OFF	
INIT:00H	I	1:8LSB	1: × 1	1:ON	1:+3dB	1:8LSB	1: x 1	1:ON	

^{*:} Every blank register must be set "0".

IIC BUS Read Data

Sub	D7	D6	D5	D4	D3	D2	D1	D0
	DET50	NOSIG	NOVP	FIELD	UNLOCK	H/VSTD		progressive
	Field Frequency	Signal det.	V-Sync Sep	Field indication	HPLL for inpit sig	H-V std. det.		D1/D2 det.
A-1	0:60Hz	0:Signal det.	0:V sig det	0:ODD	0:LOCK	0:std.	0	0:D1
A-1	II	Ŭ	•				U	
	1:50Hz	1:no signal	1:no V sig	1:EVEN	1:UNLOCK	1:non-std.		1:D2
	DET443	PALDET	SECAMDET		SEL	CKILL		FSCLOCK
	4.43MHz det.	PAL det.	SECAM det.	fsc de	tection	Killer det.		fsc lock det.
A-2	0:non	0:non	0:non	00:3.579545MHz	01:3.575611MHz	0:Color	0	0:unlock
	1:Det.	1:Det.	1:Det.	10:3.582056MHz	11:4.433MHz	1:White&black		1:lock
	NOISE_OUT7	NOISE_OUT6	NOISE_OUT5	NOISE_OUT4	NOISE_OUT3	NOISE_OUT2	NOISE_OUT1	NOISE_OUT0
		110.02_00.0	110.02_00.0		etection	110.02_00.12	.10.02_0011	.10.02_00.10
A-3			0000.0	0000:Strong signal	1111_1111:Weak	cianal		
A-3	(1400)		0000_0	1000.Strong Signal	IIII_IIII.Wear	k Sigilal		(1.05)
	(MSB)	1	1		1			(LSB)
	H_Cont[7]	H_Cont[6]	H_Cont[5]	H_Cont[4]	H_Cont[3]	H_Cont[2]	H_Cont[1]	H_Cont[0]
			inforr		numbers for 1V pe	riode		
A-4		10000000: Min		00000000: Typ		011111111: Max		
		COLSTYPE	COLSDET	Color_ S_DET	AGC DET			
		Color stripe	Color stripe det.	Psuedo Sync det.	AGC Pulse det.			
۸ - ۲	の中中		·	•		_	^	_
A-5	0固定	0:TYPE2	0:non	0:non	0:non	0	0	0
		1:TYPE3	1:det.	1:det.	1:det.			
	IIR CCD[7]	IIR CCD[6]	IIR CCD[5]	IIR CCD[4]	IIR CCD[3]	IIR CCD[2]	IIR CCD[1]	IIR CCD[0]
	CCD CRI det.	Start bit det.			CCD slid	ced data		
B-1	0 : under 3ck	0:NG						
	1:upper then 3ck		(LSB)					
	IIR CCD[15]	IIR CCD[14]	IIR CCD[13]	IIR CCD[12]	IIR CCD[11]	IIR CCD[10]	IIR CCD[9]	IIR CCD[8]
	IIIX COD[13]	IIIX CCD[14]	IIIX CCD[13]		ced data	III CCD[10]	IIIX CCD[8]	IIIX COD[0]
Б. 6				CCD SIII	ceu uata			
B-2								
	<u> </u>				-			
	IIR CCD[23]	IIR CCD[22]	IIR CCD[21]	IIR CCD[20]	IIR CCD[19]	IIR CCD[18]	IIR CCD[17]	IIR CCD[16]
	CCD sli	ced data	Field information		Number	s of CRI		
B-3			0 : ODD					0
		(MSB)	1 : EVEN	(MSB)			(LSB)	
	IIR CCD[31]	IIR CCD[30]	IIR CCD[29]	IIR CCD[28]	IIR CCD[27]	IIR CCD[26]	IIR CCD[25]	IIR CCD[24]
	IIIX CCD[31]	IIIX CCD[30]	IIIX GGD[29]		CCD slice level	III CCD[20]	IIIX CCD[23]	IIIX GGD[24]
5 4				illioilliation of	COD SIICE IEVEI			
B-4								
	(MSB)							(LSB)
	IIR ID1[7]	IIR ID1[6]	IIR ID1[5]	IIR ID1[4]	IIR ID1[3]	IIR ID1[2]	IIR ID1[1]	IIR ID1[0]
	Reference sig. det.	CRC code det.	WORD 0 (s	liced data)		WORD1(s	liced data)	
C-1	0:NG	0:NG						
	1:OK	1:OK	(LSB)					
	IIR ID1[15]	IIR ID1[14]	IIR ID1[13]	IIR ID1[12]	IIR ID1[11]	IIR ID1[10]	IIR ID1[9]	IIR ID1[8]
	III ID I[10]	III I DI [17]	III ID I[10]		liced data)	iii(ib i[io]	iii (ib i[o]	III ID I [O]
C-2				WOND2(5	noou uutaj			
U-2								
	 				I			
	IIR ID1[23]	IIR ID1[22]	IIR ID1[21]	IIR ID1[20]	IIR ID1[19]	IIR ID1[18]	IIR ID1[17]	IIR ID1[16]
			CRCC(sl	iced data)				Field information
C-3							0	0:ODD
								1:EVEN
	IIR ID1[31]	IIR ID1[30]	IIR ID1[29]	IIR ID1[28]	IIR ID1[27]	IIR ID1[26]	IIR ID1[25]	IIR ID1[24]
					ID1 slice level			
C-4					555 10701			
0-4	(MCD)							(LCD)
	(MSB)	IID WOOTS	IID W007-1	IID WOOT!	IID WOOTS	IID MOOTO	UD WOOT	(LSB)
	IIR_WSS[7]	IIR_WSS[6]	IIR_WSS[5]	IIR_WSS[4]	IIR_WSS[3]	IIR_WSS[2]	IIR_WSS[1]	IIR WSS[0]
	RUN-IN det.	START CODE det.			WSS(slic	ed data)		
D-1	0:NG	0:NG						
	1:OK	1:OK	(LSB)					
	IIR WSS[15]	IIR_WSS[14]	IIR_WSS[13]	IIR_WSS[12]	IIR_WSS[11]	IIR_WSS[10]	IIR_WSS[9]	IIR_WSS[8]
		[]	[]	WSS/elic	ced data)	[]		[0]
				1100(3110	Jou data,			
								(1.05)
D-2								
D-2			I		I			(MSB)
D-2	IIR_WSS[23]	IIR_WSS[22]	IIR_WSS[21]	IIR_WSS[20]	IIR_WSS[19]	IIR_WSS[18]	IIR_WSS[17]	(MSB) IIR WSS[16]
D-2	IIR_WSS[23] Bi phase det.	IIR_WSS[22] Field information	IIR_WSS[21]	IIR_WSS[20]	IIR_WSS[19] information of		IIR_WSS[17]	
D-2			IIR_WSS[21]	IIR_WSS[20]			IIR_WSS[17]	
	Bi phase det.	Field information	IIR_WSS[21] (MSB)	IIR_WSS[20]			IIR_WSS[17]	

1	SEL_RDATA	IIC read data sequence
	00h	A B C D
	01h	B C A D
	10h	CABD
	11h	DABC

Additional information about IIC registers.

	THE THIRD IN ADOUT	
BUS address	Function	Contents
00H: D7-D6	Input signal selection.	An input signal is chosen.
00H: D5-D2	Select TVM.	The TV-system is fixed forcibly.
		It uses when it is worked in the manual.
00H: D1-D0	Color system detection	Setup Color system detection mode.
	mode.	Manual / Europeian / South American / Full auto detection.
01H : D7	Setup for YCS.	3-lineComb or BPF is chosen.
		0: 3-line-Comb 1: B.P.F
01H: D5-D4	Select clock	Setup for an output clock frequency.
		Select "601:13.5MHz" or "656:27MHz".
01H: D3	Select OUTPUT FORMAT	Setup for an output format (601or656).
01H : D2	Select OUTBITS	Setup for an output bits range (8bit or 10bit).
01H : D1	Digital-Output Control	Each digital output terminals are controlled.
		0: Active 1: OPEN (Because it becomes Hi Impedance,
		coexistence with other IC's is possible.)
01H : D0	ADC-Power Control	The control of the power supply for ADC.
		0: The power supply of ADC is turned off.
		1: Normal (It usually uses by this setup.)
02H : D7-D6	Set V Enhance Gain	Gain (off, 1/8, 1/4 and 1/2) is set up.
02H : D5-D4	Set V Enhance non-	Setup the characteristic of V-enhance gain for non-correlation
0211 . 50 51	liner point.	Component. Choose it from 4 point
02H : D3-D2	Set V Enhance coring	Choose Coring(No response level).
02H : D1	Set "f0" of sharpness	Set f0 of Sharpness.
0211. 01	oct to or sharphess	It works with f0 of Noise-canceler as well together.
02H : D0	Select Pre-Enhance	Pre-Enhance makes it control the part Edgy of Sharpness.
03H : D7-D4	Adjustment Sharpness	Control the Gain of Sharpness.
0311. 07-04	Gain.	1011:-1/4 ~ 1111:0FF ~ 0111:8/16
	oann.	1000, 1001 and 1010 can't be used.
03H : D3-D2	Set Sharpness-coring	Choose Coring(No response level).
0311. 03-02	-Level.	onouse out mighto response revery.
03H : D1	Set the Feed-Back	Set the Feed-Back CLAMP.
0011.01	CLAMP	0: Auto. It becomes a diode clamp when TC90101FG detects a
	OL/ (IVII	non-signal. 1: Feed-Back Clamp is active.
03H : D0	Change the Feed-Back	Select Internal-Feed-Back or External-Feed-Back.
	CLAMP	0: External mode (Pin74, 75 outputs clamp signal).
	<u> </u>	1: Internal mode (Pin74, 75 : Open). The time-constant for
		internal feedback clamp is set via BUS_FBCLMOD at sub address 32 hex.
04H: D7-D6	Set Noise canceler	Set the Gain of NOISE-CANCEL.
	Gain	
04H : D5	Set LTI f0	Set the f0 of LTI.
04H : D4	Set CTI f0	Set the fO of CTI.
04H: D3-D0	Cb & Cr delay adjust.	Fine tune for delay of Cb & Cr.
	, ,	Step is 37[ns] between -296ns ~ 259ns.
		But step is 74[ns] at YCbCr input mode.
05H : D7-D6	LTI Gain adjustment	It set the Gain of LTI.
05H : D5-D4	LTI coring Level	It set the Coring(No response level) of LTI.
		Use after you confirm a picture.
05H: D3-D2	CTI Gain adjustment	It set the Gain of CTI.
05H : D1-D0	CTI coring Level	It set the Coring(No response level) of CTI.
3011 00	1 U. 1 UUT TIING LOVET	1. Cot the cornigine responde revery or orr.

BUS address	Function	Contents
06H: D7-D0	Contrast Adjustment	It set the Contrast. (Reference value: [01000000])
	•	Variability is $\times 0.5 \sim \times 2.4$.
		(When use big value and inputs big amplitude signal,
		It takes place over range of internal circuit.)
07H: D7-D0	Brightness Adjustment	It set the Brightness.
		Variability is -128LSB ~ +128LSB.
08H: D7-D4	Cr Gain Adjustment	It set Gain of Cr. (Refrence value:[0000])
		Variability is $\times 0.5^{\circ} \times 1.4$.
		(When use big value and inputs big amplitude signal,
		It takes place over range of internal circuit.)
08H: D3-D0	Cb Gain Adjustment	It set Gain of Cb. (Refrence value:[0000])
0011 . 50 50	ob carri hajaotiiiont	Variability is $\times 0.5 \sim \times 1.4$.
		(When use big value and inputs big amplitude signal,
		It takes place over range of internal circuit.)
09H: D7-D4	Cr Output OFFSET adjust.	Fine tune for offset of the Cr at output stage.
09H: D3-D0	Cb Output OFFSET adjust.	Fine tune for offset of the Cr at output stage.
OAH: D7-D1	· · · · · · · · · · · · · · · · · · ·	HUE adjustment at the NTSC input mode.
UAΠ . D <i>I</i> -DI	HUE adjustment	Variable is -45°-+43.6°.
OAH : DO	Filter for feed-back	
UAH : DU	Filter for reed-back	Setup BPF for feed-back-clamp. [1]:ON [0]:OFF
ODII - D7 D0	IIII Dies edivetment	Normaly It must be set [1].
OBH: D7-D2	HUE Bias adjustment	Fine tune HUE-Bias at the NTSC input mode.
ODII - D4	0.7	Variable is 0°~+45°.
OBH: D1	CTrap for dirital clamp.	It is C-Trap for Digital-clamp of Y. [1]:ON [0]:OFF
0011 00	N	Use [1] at the digital-clamp-mode.
OBH: DO	V-mask of digital clamp	Setup of the digital clamping at V-Blk period.
0011 5= 54		[1]: Clamp OFF [0]: Clamp ON. It usually uses on [1].
OCH: D7-D4	Offset adjustment for	Offset adjustment for Y signal at Analog-input.
	clamp Y-input	Use with O[mV] when you use with digita-clamp.
OCH : D3	C-trap of D-COMB	Setup C-trap for Y at Digital-COMB-block.
		[1]: ON [0]: OFF. This setup can reduce Cross-color and beat.
OCH: D2-D0	Take off Filter select	Setup Take-off-Filter.
		Take-off-Filter is put in front of Decoder. 000:0FF, 001:
		BPF、010~111: TOF (TOF1 ~ TOF6)
		When BPF is set up, it can't get the effect of TOF.
OEH: D7-D5	Phase adjustment of	Digital-clamp is put by input-Y-signal
	Digital-clamp for Y.	Adjustment of the phase of Digital-clamp-pulse for Y.
		Reference value:[011].The variable is about 0.3[µs] step.
OEH: D4-D2	Adjustment of clamp-	Adjustment of the width of Digital-clamp-pulse for Y.
	width for Y-digital	Reference value: [011].Variable is about 0.3[µs] step.
	-clamp	
OEH: D1-D0	Time constant of Y-	It can select ON/OFF of Digital-clamp-Y. And adjustment of
	Digital-clamp	time constant of Digital-clamp-Y.
OFH: D7-D4	Offset adjustment for	Adjust the offset of the Cr at input by YCbCr signal.
	Cr-Input	Use with O[mv] at the time of Digital-clamp.
		Variable is -31[mV] ~ +27[mV].
OFH: D3-D0	Offset adjustment for	Adjust the offset of the Cb at input by YCbCr signal.
	Cb-Input	Use [0000] at the Digital-clamp mode.
		Variable is -31[mV] ~ +27[mV].
10H: D7-D4	Adjustment of input	Adjust the clamp-phase of Cb/Cr at YCbCr signals.
	clamp phase for Cb/Cr	It usually uses on BUS:[0000].
· · · · · · · · · · · · · · · · · · ·	-	

BUS address	Function	Contents					
10H: D3-D0	Adjustment of input	Adjust the clamp pulse width of Cb/Cr at YCbCr signals.					
	clamp width for Cb/Cr	It usually uses on BUS:[0000].					
11H: D7-D5	Adjustment of digital	Adjust the digital-clamp-phase for C/Cb/Cr.					
	-clamp-Pulse-phase for	(S-Video/YCbCr inputs.)					
	C/Cb/Cr	It usually uses on BUS:[011].					
11H: D4-D2	Adjustment of digital	Fine tune the digital-clamp-pulse-width for C/Cb/Cr.					
	Clamp-pulse-width for	(S-Video/YCbCr inputs.)					
	C/Cb/Cr	It usually uses on BUS:[011].					
11H: D1-D0	Time constant of C-	This is adjustment of time constant of Digital-clamp-C.					
	Digital-clamp	It can set ON/OFF and three-kinds.					
12H : D7	Setup killer function	Setup color killer function.					
		[0]: Active (normal) [1]: Killer become OFF always.					
12H: D6-D4	Level of color-killer	Level of color-killer-ON is set up. [000]:killer sensitivity is					
		max.[111]: killer sensitivity is minimum.					
12H: D3-D0	ACC reference Level	Reference-level of ACC(auto color control) is set up.					
		Level by ACC becomes smallest when it is set up in 000.					
13H: D7-D6	Reduce H-dot	Setup of dot-reducer at the horizontal edge.					
		When it is turned on, dot of the part of H is reduced.					
13H : D5	Setup Comb+	It has an effect as below for PAL system.					
		When the horizontal lines of the front and the rear have color					
		and edge element, and the horizontal line of center has no color,					
		it drops Y signal level for calculated result. Therefore it					
		occurs dots of black in spite of white and gray picture. When COMB+ is on, it can decrease this noise.					
4011 - D4	4 LINE DOT	It usually uses ON, when PAL signal.					
13H : D4	1 LINE DOT	Setup of 1LINE-DOT-improver in the YCS block. [1]:ON [0]:OFF					
40U - D0	4400,000	It can reduce the dot, when only 1-line has a color signal.					
13H : D3	443NTSC Comb control	Comb control in 443NTSC is changed. [1]:2H comb [0]:1H comb					
40U + DO DO	CECAM V A TOP TO A TANK	Cross-color will reduce when 2H-Comb is selected.					
13H : D2-D0	SECAM Y trap setup	Setup Y-trap performance for SECAM.					
		TC90101FG SECAM Trap Frequency Response					
		10					
		-10					
		-40 -40 -8us - 7					
		-50					
		-60 0 1 2 3 4 5 6 7 8 9 10					
		Frequency [MHz]					

BUS address	Function	Contents
14H: D7-D6	Selection for	It select the input signal of Composite-SYNC-in of Pin-33.
	external-sync	[00]: OFF(Internal) Pin33 must be connect to GND.
		[01]: External composite Sync mode (polarity: High)
		[10]: External composite Sync mode (polarity: Low)
		[11]: External V-Sync mode (polarity: High)
14H : D5	Sync Separation level	Level of Sync-sepa is set up.
		Initial value is [0]:30%.
14H : D4-D3	Sync-tip-clamp-mode for	It set the control of clamp.
	CVBS	[00]: Sync tip clamp ON [01]: Sync tip clamp OFF
		[10]: AUTO1(Sync-tip-clamping becomes activity, When it
		detect non-signal or pedestal has a big difference.
		[11]: AUTO2 (Sync-tip-clamping becomes activity, When it
		detect non-signal.
14H : D2	Setup for V-sepa	Setup for V-sepa
		0: Type 1
		1: Type 2 (Type 2 is more effective than Type1.)
14H : D1	V-sepa limit	Limit of V-sepa is set up.
		V-sepa becomes easy, when it is set up in 1/16.
		But, Usually use with O(1/8).
14H : DO	Setup of Half-H-killer	It count Half-H at the V period.
		[0]: OFF (Initial value)
		[1]: ON (It is effective for top-curl problem of non-standard
		signal.(VCR trick mode etc··)
15H: D7-D2	Horizontal phase	Reference-Horizontal-counter of internal is set up.
	reference	This register is reference timing for all of internal
		function. Usually, it uses with 0[μs].
15H : D1	Picture MUTE	[0]: Normal [1]: Picture Mute ON
15H : D0	Cb and Cr MUTE	[0]: Normal [1]: Color signal Mute ON
16H : D7-D5	Time constant 1 for HPLL	It is time-constant of PLL.
	(Phase difference:big)	It becomes active when the phase difference has big value.
		Reference value: [010]
16H: D4-D0	Loop Gain 1 for HPLL	It is Loop-Gain of PLL.
	(Phase difference:big)	It becomes active when the phase difference has big value.
1711 07 05	T' UDI	Reference value: [01110]
17H: D7-D5	Time constant 2 for HPLL	It is time-constant of PLL.
	(Phase difference:middle)	It becomes active when the phase difference has middle value.
17H : D4-D0	Loop Cain 2 for UDI	Reference value: [100]
170 . D4-DU	Loop Gain 2 for HPLL (Phase difference:middle)	It is Loop-Gain of PLL.
	(Thase difference.illidate)	It becomes active when the phase difference has middle value.
18H : D7-D5	Time constant 3 for HPLL	Reference value: [01101] It is time-constant of PLL.
כע- <i>ו</i> ע. חסו	(Phase difference:small)	It is time-constant of PLL. It becomes active when the phase difference has small value.
	(Thase utilitiende.Shall)	·
		(it means under stable.) Reference value: [101]
18H : D4-D0	Loop Gain 3 for HPLL	It is Loop-Gain of PLL.
1011, 104-110	(Phase difference:small)	It is Loop-Gain of FLE. It becomes active when the phase difference has small value.
	(made arrierence.smarr)	Reference value: [00110]
		nototolice value. [collo]

TC90101FG

19H: D7-D4 Threshold level at the phase difference big is set up. Recommendation value: [0100] Threshold level at the phase difference middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes from middle to big Threshold level that Phase-diffrent changes for the changes for the changes from big Threshold level that Phase different variables The position of EAV&SAV is set up.	BUS address	Function	Contents
19H: D3-D0	19H: D7-D4	Threshold level at the	Threshold level that Phase-diffrent changes from Big to middle
19H: D3-D0		phase difference big	is set up.
phase difference middle to big 1AH: D7-D5 Start phase for noise detection AH: D4-D2 Width for noise detection The horizontal-start-phase of the detection of Noise is set up. "Point of 5.3µs from sync" is center. The horizontal-width of the detection of Noise is set up. The amount of noise-detection changes by Width. When width is widened, detection sensitivity rises. 1AH: D1-D0 The number of horizontal lines which Noise is detected in. The numbers of lines which Noise is detected in. Start line for Noise detection SHPLL-Lock-Gain The vertical start line of the Noise detection is set up. 60Hz: 7-lines as 0H.1t is set up in 1 line unit. SHR: D1-D0 Stock period Search-time becomes long, when it is set up ~ 6V. But, it is easy to pull in. The position of EAV&SAV is set up. Usually used with 1/2. 1CH: D7-D4 Horizontal phase for digital format The position of EAV&SAV is set up. Usually it uses with initial-value:0[us]. The horizontal start phase of Vphase of VP phase is the H unit. The processing The horizontal width of the picture-processing-period is set up. The setup of the vertical start phase. Make adjustment after start-setup. The setup of the vertical picture processing The horizontal width of the picture-processing-period is set up. The start phase of the rizontal start phase. Make adjustment after start-setup. The setup of the vertical picture processing The horizontal start line of the picture-processing-period is set up. The start phase of the picture-processing is started from each line. The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each		to middle	Recommendation value: [0100]
Table 10	19H: D3-D0	Threshold level at the	Threshold level that Phase-diffrent changes from middle to
The horizontal-start-phase of the detection of Noise is set up. Point of 5.3µs from sync" is center.		phase difference middle	Big is set up.
detection		to big	Recommendation value: [01000]
The horizontal-width of the detection of Noise is set up. The amount of noise-detection changes by Width. When width is widened, detection sensitivity rises.	1AH: D7-D5	Start phase for noise	The horizontal-start-phase of the detection of Noise is set up.
detection		detection	"Point of 5.3μs from sync" is center.
When width is widened, detection sensitivity rises.	1AH: D4-D2	Width for noise	The horizontal-width of the detection of Noise is set up.
The number of horizontal lines which Noise is detected in. The number of line's can be set up from 1H to 4H.		detection	The amount of noise-detection changes by Width.
Ilines which Noise is detected in The number of line's can be set up from 1H to 4H.			When width is widened, detection sensitivity rises.
BH:D7-D4 Start line for Noise detection The vertical start line of the Noise detection is set up. 60Hz:7-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up in 1 line unit. 50Hz:4-lines as 0H.It is set up. 50Hz:4-lines as 0Hz:4-lines as 0Hz:	1AH : D1-D0	The number of horizontal	It is the numbers of lines which Noise is detected in.
BH: D7-D4 Start line for Noise detection Start line for Noise detection Soltz: 7-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is set up in 1 line unit. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is a solt up. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is uses with initial-value: 0[us]. Soltz: 4-lines as 0H. It is up in 1 line in the price of it is set up. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is a set up. Soltz: 4-lines as 0H. It is set up. Soltz: 4-lines as 0H. It is s		lines which Noise is	The number of line's can be set up from 1H to 4H.
detection 60Hz:7-lines as 0H.lt is set up in 1 line unit. 50Hz:4-lines as 0H.lt is set up in 1 line unit. The fsc Lock-Gain is set up. Usually used with 1/2. 1BH:D1-D0 Fsc lock period Lock-period of fsc is set up. Search-time becomes long, when it is set up ~6V. But, it is easy to pull in. 1CH:D7-D4 Horizontal phase for digital format 1CH:D3-D0 Vertical phase for digital format V-phase of VD is set up when "H/V OUT through". V-phase of VD is set up when "H/V OUT through". V-phase of VD is set up when "H/V OUT through". V-phase of VD is set up when "H/V OUT through". V-phase of VD is set up when "H/V OUT through". V-phase of VD is set up when "H/V OUT through". V-phase of VD is set up with COMBKILL The horizontal start phase of the picture-processing-period is set up. The picture-processing is set up with COMBKILL (1EH D2-D0). The start phase of vertical signal processing V-phase is the 1H unit. The horizontal start phase of the picture-processing-period is set up. The start reference is a horizontal start phase. Make adjustment after start-setup. The vertical start line of the picture-processing-period is set up. The setup of the vertical picture processing The setup of the vertical picture-processing is started from the vertical start line. The vertical start line of the picture-processing-period is set up. This period doesn't do picture processing. AUTO: 60Hz=1 roz H) tine / 50Hz=1 from 23th line Picture-processing is started from each line. The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 - 22H, 50Hz=1 - 23H, But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. The start phase of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].		detected in	
Soltz: 4-lines as OH.It is set up in 1 line unit.	1BH: D7-D4		
The fsc Lock-Gain is set up.		detection	•
Usually used with 1/2.			·
18H: D1-D0 fsc lock period Lock-period of fsc is set up.	1BH : D2	HPLL-Lock-Gain	·
Search-time becomes long, when it is set up ~6V. But, it is easy to pull in. 1CH: D7-D4 Horizontal phase for digital format Usually, it uses with initial-value:0[us]. 1CH: D3-D0 Vertical phase for V-phase of VD is set up when "H/V OUT through". 1DH: D7-D4 Start phase of Horizontal signal processing Horizontal signal processing 1DH: D7-D4 Start phase of Horizontal Signal processing 1DH: D7-D4 Start phase of Horizontal Signal processing Horizontal Signal processing Set up. The picture-processing is set up with COMBKILL (1EH D2 ~ D0). 1EH: D7-D4 Start phase of vertical Signal processing Horizontal Start line of the picture-processing-period is set up. The start reference is a horizontal start phase. 1EH: D7-D4 Start phase of vertical Picture processing Horizontal Start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. 1EH: D3-D0 Setup of COMBKILL period Horizontal Start Phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].			·
But, it is easy to pull in. 1CH: D7-D4 Horizontal phase for digital format Usually, it uses with initial-value:0[us]. 1CH: D3-D0 Vertical phase for digital format Variability of V-phase is the 1H unit. 1DH: D7-D4 Start phase of Horizontal signal processing Signal processing Horizontal start phase of the picture-processing-period is set up. The picture-processing-period is set up. The start reference is a horizontal start phase. 1EH: D7-D4 Start phase of vertical picture processing Horizontal start phase of the picture-processing-period is set up. The start reference is a horizontal start phase. 1EH: D3 The setup of the vertical picture processing Horizontal start line of the picture-processing-period is set up. The setup from the vertical start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. 1EH: D3 The setup of the vertical picture processing is started from ach line picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. 1EH: D2-D0 The period of COMBKILL is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK The width of H-BLANK-PULSE is set up. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. 1FW: Usually, it uses with initial-value:0[us].	1BH : D1-D0	fsc lock period	·
1CH: D7-D4			
digital format Usually, it uses with initial-value:0[us].			
1CH: D3-D0	1CH: D7-D4	-	·
digital format Variability of V-phase is the 1H unit. 1DH: D7-D4 Start phase of Horizontal signal processing (1EH D2 ~ D0). 1DH: D3-D0 Width of Horizontal signal processing EH: D7-D4 Start phase of vertical signal processing The horizontal width of the picture-processing-period is set up. The picture-processing-period is set up. The picture-processing-period is set up. The start reference is a horizontal start phase. Make adjustment after start-setup. The vertical start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. AUTO or MANUAL is selected. MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].		•	
The horizontal start phase of the picture-processing-period is set up. The picture-processing is set up with COMBKILL (1EH D2 ~ D0). 1DH: D3-D0 Width of Horizontal signal processing 1EH: D7-D4 Start phase of vertical signal processing 1EH: D7-D4 Start phase of vertical signal processing 1EH: D3 The setup of the vertical picture processing 1EH: D2-D0 Setup of COMBKILL period 1EH: D2-D0 Setup of COMBKILL period 1EH: D2-D0 Setup of COMBKILL period 1EH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1CH: D3-D0	•	· · · · · · · · · · · · · · · · · · ·
Horizontal signal processing 1DH: D3-D0 Width of Horizontal signal processing Set up. The picture-processing is set up with COMBKILL (1EH D2 ~ D0). The horizontal width of the picture-processing-period is set up. The start reference is a horizontal start phase. Make adjustment after start-setup. 1EH: D7-D4 Start phase of vertical signal processing The vertical start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. AUTO or MANUAL is selected. MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO:60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1011 0= 04	<u> </u>	
processing (1EH D2~D0). 1DH: D3-D0 Width of Horizontal signal processing bet up. The start reference is a horizontal start phase. Make adjustment after start-setup. 1EH: D7-D4 Start phase of vertical signal processing up. It becomes MUTE to the setup from the vertical start line. 1EH: D3 The setup of the vertical picture processing MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO:60Hz=1~22H, 50Hz=1~23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1DH: D7-D4	•	, , , , , , , , , , , , , , , , , , , ,
The horizontal width of the picture-processing-period is set up. The start reference is a horizontal start phase. Make adjustment after start-setup. The vertical start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. The setup of the vertical picture processing The setup of the vertical picture processing AUTO or MANUAL is selected. MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. The start phase of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].			
signal processing set up. The start reference is a horizontal start phase. Make adjustment after start-setup. The vertical start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. The setup of the vertical AUTO or MANUAL is selected. MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. The period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. The start phase of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	4DU - DO DO		
Make adjustment after start-setup. 1EH: D7-D4 Start phase of vertical signal processing up. It becomes MUTE to the setup from the vertical start line. 1EH: D3 The setup of the vertical picture processing MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	TDH: D3-D0		
The vertical start line of the picture-processing-period is set up. It becomes MUTE to the setup from the vertical start line. The setup of the vertical picture processing The setup of the vertical picture processing MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. The start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].		Signal processing	·
signal processing up.It becomes MUTE to the setup from the vertical start line. The setup of the vertical picture processing MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO:60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1EU + D7 D4	Start phase of vartical	
The setup of the vertical picture processing MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1EH . 01-04	•	, , , , , , , , , , , , , , , , , , , ,
picture processing MANUAL: It becomes the value that it is set up with 1EH(D7-D4). AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO:60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1EH + D2	· · · · · · · · · · · · · · · · · · ·	
AUTO: 60Hz= from 10th line / 50Hz= from 23th line Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO: 60Hz=1 ~ 22H, 50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	ILII. DS	•	
Picture-processing is started from each line. 1EH: D2-D0 Setup of COMBKILL period The period of COMBKILL is set up. This period doesn't do picture processing. AUTO:60Hz=1 ~ 22H、50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].		proture processing	·
The period of COMBKILL is set up. This period doesn't do picture processing. AUTO:60Hz=1~22H、50Hz=1~23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].			
This period doesn't do picture processing. AUTO:60Hz=1 ~ 22H、50Hz=1 ~ 23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH:D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH:D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].	1FH · D2-D0	Setup of COMBKILL period	
AUTO:60Hz=1~22H, 50Hz=1~23H But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH:D7-D4	1211 . 52 50	Social of complete portion	· ·
But, it is a mask period to 21H by the Y/C input of 60Hz and the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK Usually, it uses with initial-value:0[us].			· · · · · · · · · · · · · · · · · · ·
the YCbCr input of 60Hz. 1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].			
1FH: D7-D4 Start phase of Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].			
Horizontal BLK Usually, it uses with initial-value:0[us]. 1FH: D3-D0 Width of Horizontal BLK Usually, it uses with initial-value:0[us]. Usually, it uses with initial-value:0[us].	1FH: D7-D4	Start phase of	
1FH: D3-D0 Width of Horizontal BLK The width of H-BLANK-PULSE is set up. Usually, it uses with initial-value:0[us].		•	·
Usually, it uses with initial-value:0[us].	1FH: D3-D0		
			•
	20H: D7-D4	Start phase of burst gate	
<u> </u>			

BUS address	Function	Contents
20H : D3-D1	Set line of VBI data	The line of VBI-data-slice is set up.
2011 . 50 51	slice	Usually used with center.
	31100	When it uses at the outside synchronism, it uses for the
		adjustment, when the phase of the outside VD-pulse and the input
		signal are shifted. VBI and Macrovision detection line move at
		the same time, too.
20H : D0	16LSB limit	It limit less than 16LSB at the Digital output.
		Use by ON, when you use with 601/656 output.
21H: D7-D5	Start phase of V at	The phase of VD is set up.
	THR-V	Bus:111 can't be set up.
21H: D4-D3	Delay adjustment of	When Thru of V, Set the delay of HD-Pulse. The variability is
	HD-OUT	32W ~ 44W (1W=27MHz).
21H : D1	BSRY filter	It usually uses on ON.
21H: D0	BSRC filter	It usually uses on ON.
22H : D7	HD-OUT of polarity	The polarity of the HD output is chosen.
22H : D6	VD-OUT of polarity	The polarity of the VD output is chosen.
22H : D5	Polatity of Field	The polarity of the Field output is chosen.
22H : D4	H/V-OUT through	H/V-OUT in 601 output is chosen.
		656: H/V-pulse equal to 656.
		Through: H/V-pulse equal to the input signal.
22H : D3	Polarity of CKOUT	The polarity of the CKOUT is chosen.
22H : D2	V.BLK processing	Processing of V-Blanking is chosen.
		It usually uses on 0:NORMAL.
		The period of blanking in NORMAL are Y=16LSB (8bit) and
		C=128LSB (8bit). Through is for the test.
22H : D1	Y output Amplitude	The amplitude of the Digital output is changed.
0011 00	01.70	It usually uses on 0:1.71875. "1" is for the test.
23H : D6	Cb/Cr phase	The output of Cb and Cr can change.
		0: Digital Format Normal
23H : D5-D4	FO/COLLE VD cot roll	1 : change VD output is controlled. (It becomes effective when it is set
230 : 05-04	50/60Hz VD cotrol	'
		up in 601 output.) 00:Free run
		01:It is fixed on 50 or 60 on non-signal.
		Frequency to fix depends on TVM2.
		10: When Video-system is MANUAL control, a setup is always fixed
		on TVM2.
		11: It is always fixed on TVM2 at MANUAL.
		It is fixed on TVM2 at non-signals.
23H : D3	Field Det on non-signal	The detection of Field is set up on non-signals.
23H : D2-D0	Ext VD phase	It is A phase in the external-VD-input.
	·	Variable is -7.94[μs] ~ 5.96[μs].
24H: D7-D5	Horizontal phase for	It is H-phase of Field-detection.
	field detection	It is the phase margin. Use with Bus:100.
24H : D4	V count	It is the allowable range of V-counter.
		It can set margin of "V-Sep phase and H-counter".
		It usually uses on 0.
24H : D3	V count reset	It is the specifications of reset of V-counter.
		When ON, It can reduce field-miss-detection.
		It usually uses on ON.

BUS address	Funct ion	Contents
24H : D2	AFC leak control	It is Leak-control in the AFC circuit.
		It usually uses on OFF.
24H: D1-D0	The order of read Data	It can change order that Read-data.
		OO: ABCD
		A: Detection、B: CCD、C: ID1、D: WSS
		BUS: 01=BCAD、BUS: 10=CABD、BUS: 11=DABC
25H : D7	Data insert of H	It insert Read-data to the H period of the output.
		Data is inserted after EAV at 656.
		Data is inserted same place with 656 at 601.
25H: D6	Data insert of V	It insert Read-data to the V period of the output.
		Data is inserted after EAV at 656.
		Data is inserted same place with 656 at 601.
25H : D5	Data insert for 601	Data can insert on either of Y or CbCr at 601 output.
		Data cannot insert both line.
25H: D4-D0	Line number for insert	Set line which Read-Data insert.
0011 - D7 D4	Data.	It can set each 1-line for 1bit.
26H : D7-D4	Line number for insert	Set line(in Field-Blanking) which Read-Data insert.
2011 + D2 D0	Data in field blank.	It can set each 1-line for 1bit.
26H : D3-D0	For DID code	This setup is DID code.
27H : D7-D0	For DID code	This setup is DID code.
28H : D7-6	Historisis for color	It is Historisis of the Color-stripe-detection.
	stripe detection	If takes the long time, detection-time increase. But, miss-detection decreases.
28H : D5-D4	Histerisis for color	
201.00-04	stripe detection	It is Histerisis of the Color stripe detection-OFF. If takes the long time, detection-OFF-time increase.
	Stripe detection	But, miss-detection decreases.
28H : D3-D2	Mask period for color	It is the detection period of color-stripe.
2011 . 20 22	stripe detection	It is judged in more than the setup period.
28H : D1-D0	Sensitivity for color	It is the detection sensitivity of color-stripe.
	stripe detection	It is judged in more than the setup.
29H : D7	Color stripe detection	It set ON/OFF of color stripe detection.
29H : D5	AGC detection periode	It is the Pulse width of the AGC detection.
29H : D4	Pulse width of Pseudo	It is the Pulse width of the pseudo-sync pulse.
	sync	, , ,
29H : D2	Pseudo H sync detection	It set ON/OFF of pseudo H sync detection.
29H: D1-D0	Slice level for pseudo H	It set slice level of pseudo H sync.
	sync	
2AH : D7	LPF for AGC pulse &	It set ON/OFF of LPF for AGC pulse & pseudo H sync detection
	pseudo H sync detection	
2AH : D6	Route change of AGC pulse	It is Route of "AGC pulse & pseudo H sync".
	& pseudo H sync	Switching of Route is before and after the AGC circuit.
2AH : D4	AGC Pulse detection	It set ON/OFF of AGC Pulse detection.
2AH : D3-D2	Slice level for AGC pulse	It set slice level of AGC pulse.
2AH : D1-D0	Histerisis time for AGC	It set histerisis-time of AGC pulse detection.
	pulse detection	
2BH : D7	Peak AGC ON/OFF	It set ON/OFF of peak AGC.
2BH: D6-D5	Limit level of Peak AGC	It set Limit level of Peak AGC.
2BH : D4	fsc Trap Filter	It set ON/OFF of fsc Trap Filter.
2BH : D3-D2	Peak AGC attack time	It set Peak AGC attack time.

BUS address	Function	Contents			
2BH: D1-D0	An integral coefficient	It is the integral-coefficient of Peak AGC detection.			
	of Peak AGC detection	-			
2CH : D7	Sync AGC	It set ON/OFF of Sync AGC.			
2CH: D3-D2	Sync AGC attack time	It set Sync AGC attack time.			
2CH: D1-D0	Peak/Sync AGC recovery	It set recovery time of Peak AGC and Sync AGC.			
	time				
2DH : D7	LPF for CCD	It set ON/OFF of LPF for CCD.			
2DH : D6	CCD slice function mode	It set mode of CCD slice function.			
		Level changes by the input amplitude, when Auto mode.			
2DH : D5	CCD slice level	It set CCD slice level.			
		It is effective when 2DH:D6 is set a fix.			
2DH : D3	Phase width of ID1	It set phase width of ID1 detection.			
	detection				
2DH : D2	CCD Start bit detection	It is the detection sensitivity of the start bit of CCD.			
2DH: D1-D0	Select CCD field	It set field that detect CCD.			
2EH : D7	LPF for ID1	It set ON/OFF of LPF(Input stage of ID1-detection circuit)			
2EH : D6	ID1 data slice function	It set ID1 data slice function.			
		When Auto slice, slice level changes by the input amplitude.			
2EH: D5-D4	ID1 slice level	It set ID1 slice level.			
		It is effective when 2EH:D6.			
2EH : D3	Detection for amplitude	It is the reference amplitude of the detection.			
	of ID1 signal	When it is off, Amplitude detection becomes AUTO.			
2EH : D2	Phase of ID1 detection	It is the reference phase of the ID1 detection.			
		When Adaptive , it can search in the range of $\pm 1.1 \mu s$			
0511 84 80	0 1: 1 (10)	at the D1.			
2EH: D1-D0	Sampling phase of ID1	It is the phase of the detection of ID1.			
		"1" changes in 0.12μs unit at D1, 0.28μs unit at D2.			
OFU . DZ	LPF for WSS1	It usually uses on "0".			
2FH : D7		It set ON/OFF of LPF(Input stage of WSS-detection circuit)			
2FH : D6	WSS data slice function	It set WSS data slice function. When Adaptive slice, slice level changes by the input			
		amplitude.			
2FH : D5-D4	WSS slice level	It set WSS slice level.			
2111.05-04	W35 STICE TEVET	It is effective when 2FH:D6.			
2FH : D2	WSS SC Det mode	It set detection sensitivity of start-code of WSS.			
2FH : D1-D0	Select WSS field	It set field that detect WSS.			
30H : D7-D4	Adjust line timing of CCD	It is Delay-adjust of LINE-timing for the CCD detection.			
3011.01-04	The timing of ood	It uses when detection start deviates in weak electric density			
30H : D3-D0	Adjust line timing of ID1	It is Delay-adjust of LINE-timing for the ID1 detection.			
3011 . 30 30	, a just this thining of 1b1	It uses when detection start deviates in weak electric density			
31H: D7-D4	Adjust line timing of WSS	It is Delay-adjust of LINE-timing for the WSS detection.			
	The state of the s	It uses when detection start deviates in weak electric density			
31H : D3	fsc pull in	It set sensitivity of Pulled-in of fsc.			
		High: Sensitivity is up.			
31H : D2	13.5MHz trap	It set ON/OFF of 13.5MHz Trap at ADC.			
		It usually uses on "ON".			
31H : D1	IIR Filter selection	Characteristic selecting of C-filter of SECAM.			
31H : D0	IIR Filter ON/OFF	It set ON/OFF of C-filter of SECAM.			
		A color beat can be reduced.			
		It usually uses on "Always ON" in SECAM.			
		It usually uses on "Always ON" in SECAM.			

BUS address	Function	Contents				
32H : D7	D1/D2 Det	It is the distinction of D1/D2.				
		It is effective 32H:D6 when manual set.				
32H: D6	D1/D2 Manual set	Internal control is fixed with D1orD2.				
32H: D5-D4	Internal feed-back-	When clamp set internal, it can set time constant.				
	clamp					
33H : D7	Manual Gain AGC	It set ON/OFF of Peak-AGC Gain.				
		It is effective when it is ON.				
		It gives priority to Manual when this bit is ON. Therefore,				
0011 00 00		it can't get the effect of AGC.				
33H : D6-D0	Manual Gain	It is effective when 33H(D7).				
0.411 . D.7. D.4	000	Gain becomes a fix.				
34H : D7-D4	CGP start phase	It set start phase of CGP(Output of Terminal-73).				
34H : D3-D0	Width of CGP	It set width of CGP(Output of Terminal-73).				
35H: D7-D4	Threshold for DET.443	It set threshold for DET.443.				
0.511 . 54 . 50		It is easy to distinguish when a MAX side is chosen.				
35H : D1-D0	Sync-tip-clamp-mode for	It is the control of limit-clamp to add under the input signal				
	Y-input	at Y input.				
		Four kinds of switchings are possible.				
		ON:Always, limitter-clamp to add to Low-level of input is ON.				
		OFF:Always, limitter-clamp to add to Low-level of input is off.				
		AUTO1: It is ON in the no-signal and 'When Pedestal-Level				
		deviated greatly.'				
20U + D7	COD OUT control	AUTO2: It is ON on no-signal.				
36H : D7	CGP OUT control	It set action of CGP.				
		AUTO: It is output only when an input signal is set 11(D7 and				
		D6 on 00H).				
36H : D6	C Trap of DCOMB	Forced on: It is output to all the input. It is ON, when you want reduce Cross-color and beat.				
36H : D0	Mute					
37H : D7	Y Noise	The Blanking period becomes mute. It set f0 of Y-Noise-Canceler.				
3/11.0/	TNOISE					
37H : D6	Y Noise Lim	It usually uses on "0". It set Limitter of Y-Noise-Canceler.				
37H : D5	Y Noise Gain	It set Gain of Y-Noise-Canceler.				
37H : D3	Y Noise canceler	It set ON/OFF of Y-Noise-Canceler.				
37H : D4	CKILL Gain	It set the condition of CKILL Gain.				
3711.03	ONTEL Gain	When it is set up in +6dB, Level which color disappears to				
		grows big. It uses "0" when weak electric density.				
37H : D2	C Noise lim	It set Limitter of C-Noise-Canceler.				
37H : D1	C Noise Gain	It set Gain of C-Noise-Canceler.				
37H : D0	C Noise canceler	It set ON/OFF of C-Noise-Canceler.				
3/11.00	U NUISE CANCETEI	11 361 ON/OH OF C-NOTSE-CANCELET.				

MAXIMUN RATINGS (Vss=0V, Ta=25)

Each item of the maximum rating shows the marginal value of this product. Since a product is sometimes damaged when rating is exceeded also one item or for a moment again, be sure to use it within rating.

amaged when rating is exceeded also one frem of for a mor	ineme again, oe saire to	<u> </u>	
CHARACTERISTIC	SYNBOL	R A TIN G	UNIT
Power Supply Voltage1 (1.5V System)	VDD1	-0.3 ~ VSS+2.0	٧
Power Supply Voltage2(2.5V System)	VDD 2	-0.3 ~ VSS+3.5	٧
Power Supply Voltage3(3.3V System)	VDD3	-0.3 ~ VSS+3.9	٧
	VIN	-0.3 ~ VDDIO +0.3	٧
Input Voltage	SDA/SCL(Note1)	-0.3 ~ VSS + 5.5	٧
	A IN	-0.3 ~ VDDAD+0.3	٧
Potential difference between power supply terminals	VDG1 (Note2)	0.3	٧
(1.5V System)			
Potential difference between power supply terminals	VDG2(Note2)	0.3	V
(2.5V System)			
Potential difference between power supply terminals	VDG3(Note2)	0.3	V
(3.3V System)			
Potential difference between power supply terminals	VDG4 (Note2)	0.3	V
(1.5V System > 2.5V System)			
Potential difference between power supply terminals	VDG5 (Note2)	0.3	V
(2.5V System > 3.3V System)			
Power Dissipation	P D (Note3)	1900	mW
Storage Temperature	Tstg	-40 ~ 125	

(Note1) SDA, SCL: 5V tolerance.

(Note2) 1.5V system power supply terminal is made into the same voltage, 2.5V system power supply terminal is made into the same voltage, and 3.3V system power supply terminal is made into the same voltage.

The maximum potential difference should not exceed rating for all power supply terminals then.

(Note3) Derated above Ta=25 in the proportion of 19mW/ .

Operation conditions (Vss=0V)

Cannot guarantee operation of TC90A92F, when the recommendation power supply voltage range (1.40V-1.65V, 2.3V-2.7V, 3.0V-3.6V) is exceeded.

Once, when it returns from the over range, it differs from a front condition.


CHARACTERISTIC	Terminal No.	SYNBOL	MIN	TYP	MAX	UNIT
Supply Voltage for digital block	15,32,39,54,66	DVDD1-5	1.40	1.5	1.65	V
Supply Voltage for I/O block	23,49,60	VDDIO1-3	3.0	3.3	3.6	V
Supply Voltage for XO block	6	VDDXO	3.0	3.3	3.6	V
Supply Voltage for PLL block	2	VDDPLL	2.3	2.5	2.7	V
Supply Voltage for Analog block	82,89,95,97	VDDAD/VDDDA	2.3	2.5	2.7	V
Ambient operating temperature	-	Topr	-10	-	75	

The condition of power (VDD=3.3V, 2.5V, 1.5V) rising and falling

(1)Power Supply rising

These contents are the important items which influence the reliability guarantee of the IC. It is necessary to satisfy the following condition.

(1) Power rising condition



*note1


Such the power terminal are embedded the protective diode.

It must not send a penetration electric current.

Condition:

Power level of 3.3V line Power level of 2.5V line Power level of 1.5V line When the power level of 1.5V line is more than 0.4V, 3.3V line and 2.5V line must reach the level of power more than 0.4V.

And when the power level of 2.5V line is more than 0.4V, 3.3V line must reach the level of power more than 0.4V.



(2) Power falling condition

It is necessary to fall the power of 1.5V line before 3.3V line and 2.5V line are fallen, and to fall the power of 2.5V line before 3.3V line is fallen.

It must not send a penetration electric current too.

TOSHIBA TC90101FG

ELECTRICAL CHARACTERRISTICS

(1) DC CHARACTERRISTICS

 $(Ta=25, VDD1=1.50 \pm 0.1 V, VDD2=2.50 \pm 0.2 V, VDD3=3.30 \pm 0.3 V)$

ITEM	Terminal No.	Symbol	Min.	Тур.	Max.	Unit	Note
Power	15,32,39,54,66	IDD1	30	45	70	mA	Sum total current of 1.5V
Supply							system power supply terminal
Current							NTSC:Y/C IN, Color Bar Signal
	2,82,89,95,97	IDD2	80	105	135	mA	Sum total current of 2.5V
							system power supply terminal
							NTSC:Y/C IN, Color Bar Signal
	6,23,49,60	IDD3	15	30	60	mA	Sum total current of 3.3V
							system power supply terminal
							Changes with the loads of I/O.
Input	10,11,12,13,14,16,17,	VIH	VDD3x0.8		VDD3	V	I/O input terminal of
Voltage	18,20,21,22,24,25,28,						3.3V system
	29,30,31,50,51						
	26,27,33						I/O input terminal of
							5.0V system
	10,11,12,13,14,16,17,	VIL	VSS		VDD3x0.2	V	I/O input terminal of
	18,20,21,22,24,25,28,						3.3V system
	29,30,31,50,51						
	26,27,33				VDD3x0.2		I/O input terminal of
							5.0V system
							5.0V Pull up use
					0.3		I/O input terminal of
							5.0V system
							3.3V Pull up use
Input	10,11,12,13,14,16,17,	TTH	-10		10	μA	3 I/O input terminal of
Current	18,20,21,22,24,25,28,						3.3V system
	29,30,31,50,51						
	26,27,33						I/O input terminal of
							5.0V system
	10,11,12,13,14,16,17,	IIL	-10		10	μΑ	I/O input terminal of
	18,20,21,22,24,25,28,						3.3V system
	29,30,31,50,51						1/0 :
	26,27,33						I/O input terminal of
0 1 1	05 00 07 00 40 44 40	1/011	1/000 0 0		1/220	.,	5.0V system
Output	35,36,37,38,40,41,43,	VOH	VDD3-0.6		VDD3	V	1/0 output terminal of
Voltage	44,46,47,48,52,53,55,						3.3V system
	56,58,59,61,62,64,65,						Load of 4mA outflow
	67,68,70,71,72,73,74,						
	75 35,36,37,38,40,41,43,	VOL	VSS	1	0.4	V	I/O output terminal of
	44,46,47,48,52,53,55,	VOL	V 33		0.4	°	3.3V system
	56,58,59,61,62,64,65,						Load of 4mA inflow
	67,68,70,71,72,73,74,						Load of Ama IIIIIow
	75						
	26	1					I/O output terminal of
	20						5.0V system
							Load of 4mA inflow
							LUAU UI HIIA IIII IUW

Notice: The specifications of VIL is difference in the Pull-up voltage.

When it specially uses for 3.3V with pull-up, do the design which is less than 0.3V securely.

TC90101FG

(2) AC CHARACTERRISTICS

(Ta=25 , VDD1=1.50V, VDD2=2.50V, VDD3=3.30V)


ITEM	Symbol	Min.	Тур.	Max.	Unit	Note
AD input level for Y	VYIN		0.7	0.8	Vp-p	White 100% Signal
AD input level for C	VCIN		0.5	0.8	Vp-p	Cb/Cr input
ADC differentiation error	DLEa		± 4		LSB	
ADC integration error	ILEa		± 4		LSB	
Output impedance	Zy	160	200	240		

(3) PLL CHARACTERRISTICS

(Ta=25 , VDD1=1.50V, VDD2=2.50V, VDD3=3.30V)


ITEM	Symbol	Min.	Тур.	Max.	Unit	Note
Drawing-in frequency range	fckN	-50		50	kHz	Clock Amplitude:0.5Vp-p
Operation input amplitude	Vck	0.3	0.5	2.0	Vp-p	Standard clock frequency input

Application



PACKAGE OUTLINE

LQFP100-P-1414-0.50C UNIT:mm



Weight: 0.65g (center)

TOSHIBA TC90101FG

About soloderability, following conditions were confirmed.

Solderability

- (1) Use of Sn-63Pb solder Bath
 - solder bath temperature=230
 - dipping time=5seconds
 - the number of times=once
 - use of R-type flex
- (2)Use of Sn-3.0Ag-0.5Cu solder Bath
 - · solder bath temperature=245
 - · dipping time=5seconds
 - · the number of time=once
 - · use of R-type flex

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.