

HI-506L/HI-507L

Single 16/Differential 8 Channel CMOS Analog Multiplexers With Latches And Overvoltage Protection

DESCRIPTION **FEATURES** These monolithic CMOS multiplexers feature on-board address latches, plus Analog Overvoltage protection overvoltage protection for the analog inputs and the output as well. Each model includes digital inputs for channel selection and an Enable input for de- Resettable Latches (RS) vice selection under program control. In addition, Write (WR) and Reset (RS) inputs allow the program to store or clear the channel address. TTL/DTL and CMOS Compatible The overvoltage performance of these multiplexers is particularly useful in redundant systems, where the inputs and output must present a high impedance Failsafe for conditions of Overvoltage & Loss of Power when power is off. This is achieved by a switch cell with three MOSFET's in series, rather than the conventional transmission gate design. No SCR Latch-up Each channel can withstand overvoltage to ±25VDC with respect to ground with power ON or OFF. An OFF channel remains OFF in the presence of overvol- Break-before-make switching tage. If the channel is ON, output voltage is clamped below the supply rail, Microprocessor Bus compatible which protects the load circuit. The HI-506L offers 16 single-ended channels, and the HI-507L is an 8 channel ullet Very low leakage - $ext{ID(off)} \leq ext{8nA (typ)}$ over full temp range differential version. The recommended supply voltages are ± 15V, though operation at reduced levels or with a single supply may also be implemented. The Access time - t_A = 500nS (typ) package is a 28 pin ceramic or plastic DIP. • Minimum write pulse width $(\overline{WR}) = 300 \text{ nS}$ Each product is specified for the commercial temperature range (0°C to +75°C, -5 suffix) and the military range ($-55^{\circ}C$ to $+125^{\circ}C,\ -2$ suffix). Military high reliability burned-in product is available as a ''-8'' suffix. • OFF isolation = -100dB, typ @ 10kHz FUNCTIONAL DIAGRAM **PINOUT** HI-506L HI-506L 28 OUT +VSUPPLY - VSUPPLY 27 NC 26 RS 25 IN 7 IN 16 24 IN 6 IN 15 23 IN 5 IN 14 IN 4 IN 13 - 22 - 21 IN 3 IN 12 20 IN 2 IN 11 IN 1 19 IN 10 10 PROTECTION 18 ENABLE IN G 11 17 ADDRESS AO GND 12 ADDRESS A1 - 16 WR 13 15 ADDRESS A2 ADDRESS A₃ HI-507L HI-507L OUT A 28 + VSUPPLY 27 - VSUPPLY OUT B 26 IN 8A RS - 25 IN 7A IN 8B 24 IN 6A IN 7R TO OTHER SEVEN A SWITCHES: ITO OTHER SEVEN B SWITCHES 23 IN 5A IN 6B IN 4A - 22 IN 5B - 21 IN 3A IN AR - 20 IN 2A IN 3B - 19 IN 1A IN 2B 10 - 18 ENABLE IN 1B 11 17 ADDRESS AD GND 12 1 - 16 ADDRESS A1 WR 13 ADDRESS A2 - 15

ABSOLUTE MAXIMUM RATINGS (Note1)

Supply Voltage Between Pins 1 and 27

Digital Input Overvoltage, VA, VEN, VRS, VWR;

V supply (+) V supply (-) Analog Overvoltage

Input to Ground Total Power Dissipation* (Package)

44V Operating Temperature +4V

-4V

±25VDC

1200mW

HI-506L/507L-2 HI-506L/507L-5 Storage Temperature

- 55°C to 125°C 0°C to 75°C -65°C to +150°C

*Derate-8mW/°C above $T_A = +75$ °C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

+ V supply = 15V, - V supply = -15V, VAH (Logic High) = 2.0V, VAL (Logic Low) = 0.8V

		HI-506L/507L-5 0°C to +75°C						
PARAMETER	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ANALOG CHANNEL CHARACTERISTICS								
V _S Analog Signal Range	Full		± 10		ŀ	± 10		l v
RON, ON Resistance (Note 2)	+ 25°C			1.2		7.10	4.5	
	Full			1.8			1.5	KΩ
△R _{ON} , Change In R _{ON} (Note 3) between channels	+25°C		5	1.6		5	1.8	KΩ %
S(off), OFF input leakage current	+25°C			10			4.0	١.
O(OII)	Full		5	50		_	10	nA.
ID(off), OFF output leakage current	+25°C		3			5	50	nA
HI-506L	Full			10			10	nA
HI-507L	Full		8	200		8	200	nA
	1 1		4	100		4	100	nA
ID(On), ON Channel leakage current	+25°C		5	10	1	5	10	nA
HI-506L	Full		10	200		10	200	nA
HI-507L	Full		5	100		5	100	nA
FAULT CHARACTERISTICS	1							T
IS(Off), with Power OFF	Futt		10	1000		10	5000	nA.
S(Off), overvoltage (Note 4)	Full		10	750		10	2500	nA
ID(Off), with input over-	+25°C		5			5	2300	nA
voltage applied (Note 4)	Full		10	750		10	2500	nA
DIGITAL INPUT CHARACTERISTICS						- 10	2300	IIA
VAI , Input Low Threshold	Full		4.4	ا م				
VAH, Input High Threshold	Full	00	1.4	0.8		1.4	0.8	V
I _{AH} , Input High Current (Note 5)	1 1	2.0	1.4		2.0	1.4		٧
IAL, Input Low Current (Note 5)	Full Full		10	40		10	40	μΑ
	+		40	200		40	200	μΑ
DYNAMIC SWITCHING CHARACTERISTICS		ļ						
ta, Access Time	+25°C	ĺ	0.5	1.0		0.5	1.0	μS
topen, Break-Before-Make	+25°C	.025	0.1		.025	0.1		μS
[†] ON, (EN), Enable Delay (ON)	+25°C		0.5	1.0		0.5	1.0	μS
toff (EN), Enable	+25°C		0.5	1.0		0.5	1.0	
Delay (OFF)	1 1			,		0.5	1.0	μS
Settling Time (±0.1%)	+25°C		1.0	i		1.0	1	
(±0.01%)	+25°C		1.75			1.75		μS
OFF Isolation (Note 7)	+25°C	50	68		50			μS
OFF Isolation POWER OFF (Note 8)	+25°C	30	56		30	68		dB
Cs(Off), Channel Input Cap.	+25°C		5			56		dB
CD(Off), Channel Output Cap.	1230		J			5	ĺ	pF
HI-506L	+25°C	- 1	50					
HI-507L	+25°C		50	1		50	İ	pF
CA, Digital Input Capacitance	+25°C	- 1	25			25		ρF
CDS(Off), Input to Output capacitance	+25°C		5			5		pF
	+25 0		0.1			0.1		pF
POWER REQUIREMENTS	1			1		T		
PD, Power Dissipation (Note 9)	Full		60	100		60	100	mW
+, Current Pin 1 (Note 9)	Full	1	3.7	6.0		3.7	6.0	mA
-, Current Pin 27 (Note 9)	Full		0.3	0.6		0.3	0.6	mΑ

NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circult may be impaired. Functional operation under any of these conditions is not necess sarily implied.

2 'Vout = ± 10V', lout = ±100 µ a

3. $\Delta R_{ON} = \frac{R_{ON}}{R_{ON}} \frac{(Max)}{R_{ON}} \frac{R_{ON}(Min)}{R_{ON}}$, $V_{IN} = \pm 10V$ 6 For measurements in this section, input logic levels are 3.30V (High) and 0V (Low).

7 'VeN = 0.8V', R_1 = 150VeN, C_1 = 15pF.

Yes = 7Vrms, ! = 500kHz.

Off isolation = 20 log |Vo|

Vs.

RON(Avg.)


^{4.} Analog Overvoltage = ± 25V
5. IAH and IAL tested at 2.4V and 0.4 V respectively

^{8.} V+ , V- = 0V, R_L = 1K52 ; C_L = 50pF, V_S = 3Vrms, t = 500 kHz. 9. See Test Circuit #8 for high toggle frequency applications.

MINIMUM TIMING REQUIREMENTS

PARAMETER	MIN LIMITS FULL TEMP RANGE	UNITS
tww. Write Pulse Width	300	nS
tow. A. EN Data Valid To WRITE	225	nS
(Stabilization Time) twp, A, EN Data Valid After Write	100	nS
(hold Time) t _{RS} , RESET pulse width	400	nS
toff (RS) Reset Delay	1000	пS
ton (WR) Write Turn-on Time	1000	nS


TIMING REQUIREMENTS



- 1. $+V_{SUPPLY} = +15V$; $-V_{SUPPLY} = -15V$.
- 2. Logic Levels: VAL = 0V; VAH = +3.0V.
 3. Time intervals are measured between 50% levels unless otherwise noted.
- 4. Minimum values for $t\overline{RS}$, tDW, tWW and tWD are guaranteed separately but not simultaneously.

Figure 1

SCHEMATIC DIAGRAM



506L

A3	A2	A1	A0	EN	WR	RS	OUTPUT - ON CHANNEL
Χ	x	х	Х	L	L	Н	None
X	X	X	X	X		(н	Previous ON Channel.
Х	Х	Х	X	X	Х	L	None (latches cleared)
L	L	L	L	Н	L	Н	Channel 1
L	L	L	Н	Н	L	н	Channel 2
L	L	Н	L	j H	L	н	Channel 3
L	L	Н	н	Н	L	Н	Channel 4
L	Н	L	L	Н	L	Н	Channel 5
L	Н	L	Н	Н	L	Н	Channel 6
L	Н	Н	L	Н	L	н	Channel 7
L	Н	н	Н	Н	L	Н	Channel 8
Н	L	L	L	н	L	н	Channel 9
н	L	L	H	Н	L	н	Channel 10
Н	L	Н	L	н	L	Н	Channel 11
Н	L	Н	н	н	L	Н	Channel 12
Н	Н	L	L	Н	Ĺ	H	Channel 13
Н	H	L	н	н	L	н	Channel 14
н	Н	Н	L	Н	L	н	Channel 15
н	Н	Н	н	Н	L	Н	Channel 16


507L

A2	A1	A0	EN	WR	RS	OUTPUT - ON CHANNEL PAIR	
X	x	Х	L	L	Н	None	
Χ	Х	X	Х	_ _	н	Previous ON Channel.	
X	X	x	Х	×	L	None (latches cleared)	
L	L	L	Н	L	Н	Channel 1A and 1B	
L	L	н	Н	L	Н	Channel 2A and 2B	
L	н	Ĺ	H	L	Н	Channel 3A and 3B	
L	н	н	Н	L	Н	Channel 4A and 4B	
Н	L	Ł	Н	L	Н	Channel 5A and 5B	
Н	L	н	Н	L	н	Channel 6A and 6B	
Н	Н	L	Н	L	Н	Channel 7A and 7B	
н	н	н	Н	L	Н	Channel 8A and 8B	


DESCRIPTION AND APPLICATION

The switch cell of the HI-506L/507L has a different structure than earlier Harris designs (HI-506, HI506A). The new switch (Figure 2) consists of an N-channel, P-channel and N-channel MOSFET in series, as opposed to the transmission gate configuration with an N and P-channel device in parallel. The series N-P-N switch offers higher Off Isolation with power off, and better fault performance. Channel overvoltage protection is inherent since one of the three MOSFETs turn off in the presence of overvoltage. this turn-off process begins well below the supply rails so the V_{IN} range is less than the power supply range. Electrical performance is guaranteed to ±10V for each channel, and the usable range extends above ±11 Volte


The address inputs A_0 , A_1 , A_2 , A_3 , and ENABLE are latched into an internal buffer when \overline{WR} goes high. Each latch output is level shifted into the decode section, which activates the appropriate channel. The device may be reset (all channels OFF) by taking \overline{RS} low. Usually, \overline{RS} is tied to the system RESET line, to assure that all channels are OFF following a turn-on of power. The reset function overrides all others, just as \overline{WR} overrides the address inputs (A_0 - A_3 and EN are ignored when \overline{WR} is high), With \overline{WR} low and \overline{RS} high, the switches respond immediately to a change in channel address; i.e. the latches are "transparent". Refer to Figure 1.





VIN vs. RON





RON vs. POWER SUPPLY VOLTAGES

















TEST CIRCUIT NO. 9 ON CHANNEL CURRENT vs. INPUT VOLTAGE







OFF ISOLATION vs. FREQUENCY POWER ON





TEST CIRCUIT NO. 10 OFF ISOLATION






TEST CIRCUIT 11
WRITE TURN-ON TIME ton(WR)







HI-506L TEST CIRCUITS

TEST CIRCUIT 12 RESET TURN-OFF TIME toff(RS)






TEST CIRCUIT 13 CHARGE INJECTION TEST CIRCUIT



 Δv_0 is the measured voltage error due to charge injection. The error voltage in coulombs is $\alpha=c_L x \Delta v_0.$



DIE CHARACTERISTICS

Transistor Count

672

Die Size

168x124mils.

Thermal Impedance

48°C/W

hetajahetajc

15°C/W

Tie Substrate to:

-VSupply

Process

CMOS-DI

1 1 0 6 6 3 3

CIVIUS-D