

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74VCX16823FT

LOW-VOLTAGE 18-BIT D-TYPE FLIP-FLOP WITH 3.6 V TOLERANT INPUTS AND OUTPUTS

The TC74VCX16823FT is a high performance CMOS 18-bit D-TYPE FLIP-FLOP. Designed for use in 1.8, 2.5 or 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

It is also designed with over voltage tolerant inputs and outputs up to 3.6V.

The TC74VCX16823FT can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (\overline{CKEN}) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking \overline{CKEN} high disables the clock buffer, thus latching the outputs. Taking the clear (\overline{CLR}) input low causes the Q outputs to go low independently of the clock.

When the OE input is high, the outputs are in a high impedance state. This device is designed to be used with 3-state memory address drivers, etc.

All inputs are equipped with protection circuits against static discharge.


FEATURES

(Note 1) : To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

9009 TUEB2


- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

PIN ASSIGNMENT



(TOP VIEW)

SYMBOL



980910EBA2'

- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

TRUTH TABLE (each 9-bit flip flop)



INPUTS					OUTPUTS Q
\overline{OE}	\overline{CLR}	\overline{CKEN}	CK	D	
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↓	L	L
L	H	L	↓	X	Q0
L	H	H	X	X	Q0
H	X	X	X	X	Z

X : Don't Care

Z : High impedance

Qn : No change

SYSTEM DIAGRAM



MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{CC}	-0.5~4.6	V
DC Input Voltage	V_{IN}	-0.5~4.6	V
DC Output Voltage	V_{OUT}	-0.5~4.6 (Note 1)	V
		-0.5~ V_{CC} + 0.5 (Note 2)	
Input Diode Current	I_{IK}	-50	mA
Output Diode Current	I_{OK}	± 50 (Note 3)	mA
DC Output Current	I_{OUT}	± 50	mA
Power Dissipation	P_D	400	mW
DC V_{CC} / Ground Current Per Supply Pin	I_{CC}/I_{GND}	± 100	mA
Storage Temperature	T_{stg}	-65~150	°C

(Note 1) : Off-State

(Note 2) : High or Low State. I_{OUT} absolute maximum rating must be observed.(Note 3) : $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ **RECOMMENDED OPERATING RANGE**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	1.8~3.6	V
		1.2~3.6 (Note 4)	
Input Voltage	V_{IN}	-0.3~3.6	V
Output Voltage	V_{OUT}	0~3.6 (Note 5)	V
		0~ V_{CC} (Note 6)	
Output Current	I_{OH}/I_{OL}	± 24 (Note 7)	mA
		± 18 (Note 8)	
		± 6 (Note 9)	
Operating Temperature	T_{opr}	-40~85	°C
Input Rise And Fall Time	dt/dv	0~10 (Note 10)	ns/V

(Note 4) : Data Retention Only

(Note 5) : Off-State

(Note 6) : High or Low State

(Note 7) : $V_{CC} = 3.0\sim 3.6$ V(Note 8) : $V_{CC} = 2.3\sim 2.7$ V(Note 9) : $V_{CC} = 1.8$ V(Note 10) : $V_{IN} = 0.8\sim 2.0$ V, $V_{CC} = 3.0$ V

ELECTRICAL CHARACTERISTICSDC characteristics ($T_a = -40\text{~}85^\circ\text{C}$, $2.7\text{ V} < V_{CC} \leq 3.6\text{ V}$)

PARAMETER		SYMBOL	TEST CONDITION		$V_{CC}\text{ (V)}$	MIN	MAX	UNIT	
Input Voltage	"H" Level	V_{IH}				2.7~3.6	2.0	—	
	"L" Level	V_{IL}				2.7~3.6	—	0.8	
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100\text{ }\mu\text{A}$	2.7~3.6	$V_{CC} - 0.2$	—	V	
				$I_{OH} = -12\text{ mA}$	2.7	2.2	—		
				$I_{OH} = -18\text{ mA}$	3.0	2.4	—		
				$I_{OH} = -24\text{ mA}$	3.0	2.2	—		
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100\text{ }\mu\text{A}$	2.7~3.6	—	0.2	V	
				$I_{OL} = 12\text{ mA}$	2.7	—	0.4		
				$I_{OL} = 18\text{ mA}$	3.0	—	0.4		
				$I_{OL} = 24\text{ mA}$	3.0	—	0.55		
Input Leakage Current	I_{IN}	$V_{IN} = 0\text{~}3.6\text{ V}$		2.7~3.6	—	± 5.0	μA		
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0\text{~}3.6\text{ V}$		2.7~3.6	—	± 10.0	μA		
Power Off Leakage Current	I_{OFF}	$V_{IN}, V_{OUT} = 0\text{~}3.6\text{ V}$		0	—	10.0	μA		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND		2.7~3.6	—	20.0	μA		
		$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6\text{ V}$		2.7~3.6	—	± 20.0			
Increase In I_{CC} Per Input	ΔI_{CC}	$V_{IH} = V_{CC} - 0.6\text{ V}$		2.7~3.6	—	750	μA		

ELECTRICAL CHARACTERISTICSDC characteristics ($T_a = -40\sim85^\circ C$, $2.3 V \leq V_{CC} \leq 2.7 V$)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN	MAX	UNIT	
Input Voltage	"H" Level	V_{IH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100 \mu A$	2.3~2.7	1.6	—	V	
	"L" Level	V_{IL}		$I_{OH} = -6 mA$	2.3~2.7	—	0.7		
Output Voltage	"H" Level	V_{OH}		$I_{OH} = -12 mA$	2.3	2.0	—	V	
				$I_{OH} = -18 mA$	2.3	1.8	—		
				$I_{OL} = 100 \mu A$	2.3~2.7	—	0.2		
				$I_{OL} = 12 mA$	2.3	—	0.4		
	"L" Level	V_{OL}		$I_{OL} = 18 mA$	2.3	—	0.6		
				I_{IN}	$V_{IN} = 0\sim3.6 V$	2.3~2.7	—	± 5.0 μA	
				I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0\sim3.6 V$	2.3~2.7	—	± 10.0 μA	
				I_{OFF}	$V_{IN}, V_{OUT} = 0\sim3.6 V$	0	—	10.0 μA	
Quiescent Supply Current		I_{CC}	$V_{IN} = V_{CC}$ or GND $V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$	$V_{IN} = V_{CC}$ or GND	2.3~2.7	—	20.0	μA	
				$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$	2.3~2.7	—	± 20.0		

ELECTRICAL CHARACTERISTICSDC characteristics ($T_a = -40\sim85^\circ C$, $1.8 V \leq V_{CC} < 2.3 V$)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN	MAX	UNIT	
Input Voltage	"H" Level	V_{IH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100 \mu A$	1.8~2.3	$0.7 \times V_{CC}$	—	V	
	"L" Level	V_{IL}		$I_{OH} = -6 mA$	1.8~2.3	—	$0.2 \times V_{CC}$		
Output Voltage	"H" Level	V_{OH}		$I_{OL} = 100 \mu A$	1.8	$V_{CC} - 0.2$	—	V	
				$I_{OL} = 6 mA$	1.8	1.4	—		
	"L" Level	V_{OL}		$I_{OL} = 12 mA$	1.8	—	0.2		
				I_{IN}	$V_{IN} = 0\sim3.6 V$	1.8	—	± 5.0 μA	
3-State Output Off-State Current		I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0\sim3.6 V$		1.8	—	± 10.0 μA	μA	
Power Off Leakage Current		I_{OFF}	$V_{IN}, V_{OUT} = 0\sim3.6 V$		0	—	10.0 μA	μA	
Quiescent Supply Current		I_{CC}	$V_{IN} = V_{CC}$ or GND $V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$	$V_{IN} = V_{CC}$ or GND	1.8	—	20.0	μA	
				$V_{CC} \leq (V_{IN}, V_{OUT}) \leq 3.6 V$	1.8	—	± 20.0		

AC characteristics ($T_a = -40\sim85^\circ C$, Input $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$, $R_L = 500 \Omega$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC} (\text{V})$	MIN	MAX	UNIT
			1.8	100	—	
Maximum Clock Frequency	f_{MAX}	(Fig.1, 2)	2.5 ± 0.2	200	—	MHz
			3.3 ± 0.3	250	—	
			1.8	1.5	8.8	
Propagation Delay Time (CK-Q)	t_{pLH} t_{pHL}	(Fig.1, 2)	2.5 ± 0.2	0.8	4.4	ns
			3.3 ± 0.3	0.6	3.5	
			1.8	1.5	9.2	
Propagation Delay Time (CLR-Q)	t_{pHL}	(Fig.1, 3)	2.5 ± 0.2	0.8	4.6	ns
			3.3 ± 0.3	0.6	3.7	
			1.8	1.5	9.8	
3-State Output Enable Time	t_{pZL} t_{pZH}	(Fig.1, 4)	2.5 ± 0.2	0.8	4.9	ns
			3.3 ± 0.3	0.6	3.8	
			1.8	1.5	7.6	
3-State Output Disable Time	t_{pLZ} t_{pHZ}	(Fig.1, 4)	2.5 ± 0.2	0.8	4.2	ns
			3.3 ± 0.3	0.6	3.7	
			1.8	4.0	—	
Minimum Pulse Width (CK, CLR)	$t_w (\text{H})$ $t_w (\text{L})$	(Fig.1, 2, 3)	2.5 ± 0.2	1.5	—	ns
			3.3 ± 0.3	1.5	—	
			1.8	2.5	—	
Minimum Set-up Time (D, CKEN)	t_s	(Fig.1, 2, 5)	2.5 ± 0.2	1.5	—	ns
			3.3 ± 0.3	1.5	—	
			1.8	1.0	—	
Minimum Hold Time (D, CKEN)	t_h	(Fig.1, 2, 5)	2.5 ± 0.2	1.0	—	ns
			3.3 ± 0.3	1.0	—	
			1.8	4.0	—	
Minimum Removal Time	t_{rem}	(Fig.1, 6)	2.5 ± 0.2	2.0	—	ns
			3.3 ± 0.3	2.0	—	
			1.8	—	0.5	
Output to Output Skew	t_{osLH} t_{osHL}	(Note 11)	2.5 ± 0.2	—	0.5	ns
			3.3 ± 0.3	—	0.5	
			1.8	—	0.5	

For $C_L = 50 \text{ pF}$, add approximately 300 ps to the AC maximum specification.

(Note 11) : Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

Dynamic switching characteristics ($T_a = 25^\circ\text{C}$, Input $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC} (\text{V})$	TYP.	UNIT
Quiet Output Maximum Dynamic V_{OL}	V_{OLP}	$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	1.8	0.25	V
		$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	2.5	0.6	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	3.3	0.8	
Quiet Output Minimum Dynamic V_{OL}	V_{OLV}	$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	1.8	-0.25	V
		$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	2.5	-0.6	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	3.3	-0.8	
Quiet Output Minimum Dynamic V_{OH}	V_{OHV}	$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	1.8	1.5	V
		$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	2.5	1.9	
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 12)	3.3	2.2	

(Note 12) : Parameter guaranteed by design.

Capacitive characteristics ($T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC} (\text{V})$	TYP.	UNIT
Input Capacitance	C_{IN}		1.8, 2.5, 3.3	6	pF
Output Capacitance	C_O		1.8, 2.5, 3.3	7	pF
Power Dissipation Capacitance	C_{PD}	$f_{IN} = 10 \text{ MHz}$ (Note 13)	1.8, 2.5, 3.3	20	pF


(Note 13) : C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 18 \text{ (per bit)}$$

TEST CIRCUIT

Fig.1



PARAMETER	SWITCH
t _{pLH} , t _{pHL}	Open
t _{pLZ} , t _{pZL}	6.0 V @V _{CC} = 3.3 ± 0.3 V V _{CC} × 2 @V _{CC} = 2.5 ± 0.2 V @V _{CC} = 1.8 V
t _{pHZ} , t _{pZH}	GND

AC WAVEFORM

Fig.2 t_{pLH}, t_{pHL}, t_w, t_s, t_h




Fig.3 t_{pHL}







Fig.4 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH} 


SYMBOL	V _{CC}		
	3.3 ± 0.3 V	2.5 ± 0.2 V	1.8 V
V _{IH}	2.7 V	V _{CC}	V _{CC}
V _M	1.5 V	V _{CC} / 2	V _{CC} / 2
V _X	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V
V _Y	V _{OH} - 0.3 V	V _{OH} - 0.15 V	V _{OH} - 0.15 V

Fig.5 t_s , t_h Fig.6 t_{rem} 

PACKAGE DIMENSIONS

TSSOP56-P-0061-0.50

Unit : mm



Weight : 0.25 g (Typ.)