## LF to 2.7GHz Dual 60dB TruPwr Detector

## PRELIMINARY TECHNICAL DATA

## FEATURES

RMS Measurement of High Crest-Factor Signals Dual Channel and Difference Outputs ports Integrated accurately scaled Temperature Sensor Wide Dynamic Range $\pm 1$ dB over 60 dB @ 2.2 GHz
$\pm 0.5 \mathrm{~dB}$ Temperature-Stable Linear-in-dB Response
Low log conformance ripple
+5 V Operation at $70 \mathrm{~mA},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Small footprint $5 \times 5 \mathrm{~mm}$ LFCSP Package

## APPLICATIONS

Wireless Infrastructure Power Amplifier Linearization/Control Antenna VSWR Monitor Devices
Gain Control and Measurement
Transmitter Signal Strength Indication (TSSI)
Dual-Channel Wireless Infrastructure Radios

## GENERAL DESCRIPTION

The AD8364 is a true RMS responding dual channel RF power measurement subsystem for the precise measurement and control of signal power. The flexibility of the AD8364 allows communications systems and instrumentation, such as RF power amplifiers and radio transceiver AGC circuits, to be monitored and controlled with ease. Operating on a single 5V supply, each channel is fully specified for operation up to 2.7 GHz , over a dynamic range of 60 dB . The AD8364 provides accurately scaled, independent, RMS outputs of both RF measurement channels. A useful measurement difference between the two channels is also made available. On chip channel matching makes the RMS difference output extremely stable with temperature and process variations. The device also includes a useful temperature sensor with an accurately scaled voltage proportional to temperature, specified over the device operating temperature range. The AD8364 can be used with input signals having RMS values from 55 dBm to +5 dBm , Re: $50 \Omega$ and large crest factors with no accuracy degradation.

Integrated in the AD8364 are two well-matched AD8362 channels (see AD8362 data sheet for more info). Enhancements include improved temperature performance and reduced log-conformance ripple versus the AD8362. On chip wide bandwidth op-amps are connected to accommodate flexible configurations that support many system solutions.


Figure 1. Functional Block Diagram

The device can easily be configured to provide three RMS measurements simultaneously. Linear-in-dB RMS measurements are supplied at OUTA and OUTB, with conveniently scaled slope of $50 \mathrm{mV} / \mathrm{dB}$. The RMS difference between OUTA and OUTB is available differentially or single-ended at OUTP and OUTN. An optional voltage applied to VLVL provides a common mode reference level to offset OUTP and OUTN above ground.

Each channel of the AD8364 can independently be used to control separate gain control feedback loops using VSTA and VSTB. The difference outputs also provide feedback control while providing improved temperature stability through matched channels. Flexibility exists to use either channel as a reference while the other channel is slaved through a feedback loop. RF power amplifier control, VSWR measurements, and transceiver AGC circuits benefit from this feature. In control modes, the opposite polarities of the OUTP and OUTN outputs allow proportional or complementary gain-control functions, eliminating the need for a board-level signinverting amplifier. Feedback pins FBKA and FBKB allow custom loop regulation in special control system applications and log-slope adjust flexibility. When one channel is slaved off the other, controlling the voltage at VLVL will adjust the slaved channel's RMS value, if a power level offset is desired.

The AD8364 is supplied in a 32 -lead $5 \times 5 \mathrm{~mm}$ LFCSP package, for the operating temperature of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

AD8364-SPECIFICATIONS
( $\mathrm{V}_{\mathrm{S}}=\mathrm{VPSA}=\mathrm{VPSB}=\mathrm{VPSR}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Chan $\mathrm{A}_{\text {FREQ }}=$ Chan $\mathrm{B}_{\text {FREQ }}, \mathrm{VLVL}=\mathrm{VREF}$, VST[A,B] = OUT[A,B], OUT[P,N] = FBK[A,B], differential input via Balun ${ }^{1}$, CW input $f \leq 2.7 \mathrm{GHz}$ unless otherwise noted)
Table I.

| Parameters | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OVERALL FUNCTION <br> SIGNAL INPUT INTERFACE <br> Specified Frequency Range <br> DC Common-Mode Voltage <br> SIGNAL OUTPUT INTERFACE <br> Small Signal Bandwidth <br> Slew Rate <br> Settling Time <br> Wideband Noise | Channel $A$ and Channel $B, C W$ sine wave input <br> INH[A,B] (Pins 26, 31) INL[A,B] (Pins 27, 30) <br> OUT [A,B] (Pins 15,10) <br> $C_{L P A}=C_{L P B} \leq 300 \mathrm{pF}$ <br> $C_{\text {LPA }}=C_{\text {LPB }} \leq 300 \mathrm{pF}$ <br> $10 \%-100 \%$ response of -45 dBm to 0 dBm modulated pulse, $C_{\text {LPA }}=C_{\text {LpB }}=O p e n$ <br> $100 \%-10 \%$ response of 0 dBm to -45 dBm modulated pulse, $C_{L P A}=C_{L P B}=$ Open, <br> CLPF $=1000 \mathrm{pF}, \mathrm{f}_{\text {SPot }} \leq 100 \mathrm{KHz}$ | LF | $\begin{gathered} 2.5 \\ \text { TBD } \\ \text { TBD } \\ \text { TBD } \\ \text { TBD } \\ \hline \text { TBD } \end{gathered}$ | 2.7 | GHz <br> V <br> MHz <br> $\mathrm{V} / \mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> nS <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| MEASUREMENT MODE 450 MHz OPERATION | ADJA $=\mathbf{A D J B}=0$ V, Error Referred to Best Fit Line using Linear Regression @ Pinhifa, $=-40 \mathrm{dBm} \&-20 \mathrm{dBm}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Balun $=\mathrm{M} / \mathrm{A}$-Com MABAES0054 |  |  |  |  |
| $\pm 1 \mathrm{~dB}$ Dynamic Range | Pins OUT[A,B] $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ |  | 67 65 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\pm 0.5 \mathrm{~dB}$ Dynamic Range | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ |  | 30 |  | dB |
| Maximum Input Level | $\pm 1 \mathrm{~dB}$ Error |  | +15 |  | dBm |
| Minimum Input Level | $\pm 1 \mathrm{~dB}$ Error |  | -52 |  | dBm |
| Slope <br> Intercept |  |  | 50 -55 |  | $\mathrm{mV} / \mathrm{dB}$ <br> dBm |
| Output Voltage - High Power In | Pins OUT[A,B] @ $\mathrm{P}_{\text {INH }}(\mathbf{A}, \mathrm{B}]=-10 \mathrm{dBm}$ | TBD | 2.2 | TBD | V |
| Output Voltage - Low Power In | Pins OUT[A,B] @ Pinhif, ] $=-40 \mathrm{dBm}$ | TBD | 0.7 | TBD | V |
| Temperature Sensitivity | Deviation from OUT[A,B] @ $25^{\circ} \mathrm{C}$ |  |  |  |  |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{A}<85^{\circ} \mathrm{C} ; \mathrm{P}_{\text {INH[ }}$, $\left.B\right]=-10 \mathrm{dBm}$ |  | +/-0.5 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{A}<85^{\circ} \mathrm{C} ; \mathrm{P}_{\text {INHH }[, B]}=-25 \mathrm{dBm}$ |  | +/-0.5 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{A}<85^{\circ} \mathrm{C} ;$ Pinht $^{\text {, }, B]}$ = -40 dBm |  | +/-0.5 |  | dB |
|  | Deviation from OUT[P,N] @ $25^{\circ} \mathrm{C}$ |  |  |  |  |
|  |  |  | +/-0.3 |  | dB |
|  | $-40^{\circ} \mathrm{C}<T_{A}<85^{\circ} \mathrm{C}$; $\mathrm{PINH}^{\text {[A,B] }}=-10 \mathrm{dBm},-30 \mathrm{dBm}$ |  | +/-0.3 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} ; \mathrm{P}_{\text {INH }}[$,, B$]=-10 \mathrm{dBm},-40 \mathrm{dBm}$ |  | +/-0.3 |  | dB |
| Deviation from CW Response | 5.5 dB Peak-to-RMS Ratio (WCDMA 1 Channel) |  | TBD |  |  |
|  | 12dB Peak-to-RMS Ratio (WCDMA 3 Channels) |  | TBD |  |  |
|  | 18dB Peak-to-RMS Ratio (WCDMA 4 Channels) |  | TBD |  | dB |




| AD8364-SPECIFICATIONS Table I. | $\left(\mathrm{V}_{\mathrm{S}}=\mathrm{VPSA}=\mathrm{VPSB}=\mathrm{VPSR}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, Chan $\mathrm{A}_{\text {FREQ }}=$ Chan $\mathrm{B}_{\text {FREQ }}, \mathrm{VLVL}=\mathrm{VREF}$, VST $[A, B]=$ OUT[A,B], OUT[P,N] $=$ FBK[A,B], differential input via Balun ${ }^{1}$, CW input $f \leq 2.7 \mathrm{GHz}$ unless otherwise noted) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Conditions | Min | Typ | Max | Units |
| Slope <br> Intercept |  |  | 50 -58 |  | $\mathrm{mV} / \mathrm{dB}$ <br> dBm |
| Output Voltage - High Power In | Pins OUT[A,B] @ $\mathrm{P}_{1 \times \mu[A, B]}=-10 \mathrm{dBm}$ | TBD | 2.3 | TBD | V |
| Output Voltage - Low Power In | Pins OUT[A,B] @ Pinh $[$ A,B] $=-40 \mathrm{dBm}$ | TBD | 0.85 | TBD | V |
| Temperature Sensitivity | Deviation from OUT[A,B] @ $25^{\circ} \mathrm{C}$ |  |  |  |  |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} ; \text { PINH[A,B]}=-10 \mathrm{dBm}$ |  | +/-0.5 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{A}<85^{\circ} \mathrm{C} ;$ P $_{\text {INH[A, }}{ }^{\circ} \mathrm{CJ}=-25 \mathrm{dBm}$ |  | +/-0.5 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} ; \text { PINH }^{2}[, B]=-40 \mathrm{dBm}$ |  | +/-0.5 |  | dB |
|  | Deviation from OUT[P,N] @ $25^{\circ} \mathrm{C}$ |  |  |  |  |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} ; \mathrm{P}_{\mathrm{INH}[\mathrm{~A}, \mathrm{~B}]}=-25 \mathrm{dBm},-10 \mathrm{dBm}$ |  | +/-0.3 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{A}<85^{\circ} \mathrm{C} ; \mathrm{P}_{\text {INH }}(\mathrm{A}, \mathrm{B}]=-25 \mathrm{dBm},-25 \mathrm{dBm}$ |  | +/-0.3 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} ; \mathrm{P}_{\text {INH[A,B] }}=-25 \mathrm{dBm},-40 \mathrm{dBm}$ |  | +/-0.3 |  | dB |
| Deviation from CW Response | 5.5 dB Peak-to-RMS Ratio (WCDMA 1 Channel) |  | 0.2 |  | dB |
|  | 12dB Peak-to-RMS Ratio (WCDMA 3 Channels) |  | 0.3 |  | dB |
|  | 18dB Peak-to-RMS Ratio (WCDMA 4 Channels) |  | 0.3 |  | dB |
| InputA to InputB Isolation |  |  |  |  | dB |
| InputA to OUTB isolation | $\mathrm{P}_{\text {INHB }}=-50 \mathrm{dBm}$, OUTB $=$ OUTBPINHB $\pm 1 \mathrm{~dB}$ |  | TBD |  | dB |
| InputB to OUTA isolation (Note 1) | $\mathrm{P}_{\text {INHA }}=-50 \mathrm{dBm}, \text { OUTA }=\text { OUTAPINHA } \pm 1 \mathrm{~dB}$ |  | TB |  |  |
| Input Impedance | INHA/INLA, INHB/INLB Differential Drive |  | 150\||1.9 |  | $\Omega \\| \mathrm{pF}$ |
|  | INHA/INLA, INHB/INLB Single-ended Drive |  | TBD\||TBD |  | $\Omega \\| \mathrm{pF}$ |
| Input Return Loss | With Recommended Balun |  | TBD |  |  |
| MEASUREMENT MODE <br> 2.5 GHz OPERATION | ADJA $=$ ADJB $=1.14 \mathrm{~V}$, Error Referred to Best Fit Line using Linear Regression @ $\mathrm{P}_{\mathrm{In} H[A, B]}=-40 \mathrm{dBm} \&-20 \mathrm{dBm}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Balun $=\mathrm{M} / \mathrm{A}-\mathrm{Com}$ ETC 1.6-4-2-3 |  |  |  |  |
| $\pm 1 \mathrm{~dB}$ Dynamic Range | Pins OUT[A, B] |  | 58 |  | dB |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ |  | 52 |  | dB |
| $\pm 0.5$ dB Dynamic Range | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ |  | 42 |  | dB |
| Maximum Input Level | $\pm 1 \mathrm{~dB}$ Error |  | 5 |  | dBm |
| Minimum Input Level | $\pm 1 \mathrm{~dB}$ Error |  | -53 |  | dBm |
| Slope |  |  | 50 |  | $\mathrm{mV} / \mathrm{dB}$ |
| Intercept |  |  | -53 |  | dBm |
| Output Voltage - High Power In | Pins OUT[A,B] @ Pinh ${ }_{\text {a }}$,B] $=-10 \mathrm{dBm}$ | TBD | 2.1 | TBD | V |
| Output Voltage - Low Power In | Pins OUT[A,B] @ $\mathrm{P}_{\text {INH }[A, B]}=-40 \mathrm{dBm}$ | TBD | 0.65 | TBD | V |




| AD8364-SPECIFICATIONS Table I. | $\left(\mathrm{V}_{\mathrm{S}}=\mathrm{VPSA}=\mathrm{VPSB}=\mathrm{VPSR}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, Chan $\mathrm{A}_{\text {FREQ }}=$ Chan $\mathrm{B}_{\text {FREQ }}, \mathrm{VLVL}=\mathrm{VREF}$, VST[A,B] = OUT[A,B], OUT[P,N] = FBK[A,B], differential input via Balun ${ }^{1}$, CW input $f \leq 2.7 \mathrm{GHz}$ unless otherwise noted) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Conditions | Min | Typ | Max | Units |
| TEMPERATURE COMPENSATION Input Voltage Range Input Resistance | Pin ADJA and ADJB | 0 | <1 | 2.5 | V <br> $\mathrm{M} \Omega$ |
| VOLTAGE REFERENCE <br> Output Voltage <br> Temperature Sensitivity <br> Current Limit Source/Sink | Pin VREF $\begin{aligned} & \text { RF in }=-55 \mathrm{dBm} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ <br> Into a grounded load /to $1 \%$ change |  | $\begin{gathered} 2.5 \\ 0.22 \\ 18 / 6 \end{gathered}$ |  | V <br> $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ <br> mA |
| TEMPERATURE REFERENCE <br> Output Voltage <br> Temperature Slope <br> Current Source/Sink | Pin TEMP $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R} \mathrm{~L}=10 \mathrm{~K} \Omega \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \mathrm{R}=10 \mathrm{~K} \Omega \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { to } 1 \% \text { change } \end{aligned}$ |  | $\begin{gathered} 0.6 \\ 2 \\ 1.6 / 2 \end{gathered}$ |  | V <br> $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ <br> mA |
| POWER DOWN INTERFACE <br> Logic Level to Enable <br> Logic Level to Disable <br> Input Current <br> Enable Time <br> Disable Time | Pin PWDN <br> Logic LO enables <br> Logic HI disables <br> Logic HI PWDN = 5V <br> Logic LO PWDN $=0 \mathrm{~V}$ <br> PWDN LO to OUTA/OUTB at 100\% final value, $C_{L P A / B}=$ Open, $C_{\text {hPA } / B}=10 \mathrm{nF}$ RF in $=0 \mathrm{dBm}$ <br> PWDN HI to OUTA/OUTB at 10\% final value, $C_{L P A / B}=O p e n, C_{\text {HpA } / B}=10 n F, R F$ in $=0 \mathrm{dBm}$ | 3 | $\begin{gathered} 100 \\ <1 \\ 2 \\ 1.6 \end{gathered}$ | 1 | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| POWER INTERFACE <br> Supply Voltage <br> Quiescent Current <br> Supply Current | Pin VPS [A, B], VPSR <br> $R F$ in $=-55 \mathrm{dBm}, \mathrm{Vs}=5 \mathrm{~V}$ <br> PWDN enabled, $\mathrm{Vs}=5 \mathrm{~V}$ | 4.5 | 72 500 | 5.5 TBD | V <br> mA <br> $\mu \mathrm{A}$ |

## Notes (not complete)

1. See Figure/TPC $X$ for a plot of isolation versus frequency for a $\pm 1 \mathrm{~dB}$ error
2. See Figure/TPC $X$
3. Best Fit Line, Linear Regression

## ABSOLUTE MAXIMUM RATINGS

Table 2. ADL5306 Absolute Maximum Ratings

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage VPSA, VPSB, VPSR | 5.5 V |
| PWDN, VSTA, VSTB, ADJA, ADJB | $0 \mathrm{~V}, 5.5 \mathrm{~V}$ |
| Input power (Re: $50 \Omega$ ) | TBD dBm |
| Internal Power Dissipation | TBDmW |
| $\theta_{\mathrm{JA}}$ | $\mathrm{TBD} \mathrm{C/W}$ |
| Maximum Junction Temperature | $+125^{\circ} \mathrm{C}$. |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering 60 sec | $+300^{\circ} \mathrm{C}$ |
|  |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS



Figure 2. AD8364 Pinout

Table 3. Pin Function Descriptions

| Pin | Name | Description | Equiv. <br> Circuit |
| :---: | :---: | :---: | :---: |
| 1 | CHPB | Connect to common via a capacitor to determine 3 dB point of Channel B input signal high-pass filter. |  |
| 2,23 | DECA, DECB | Decoupling terminals for INHA/INLA and INHB/INLB. Connect to common via a large capacitance to complete input circuit. |  |
| 3,22,29 | COMB, COMA COMR | Input system common connection. Connect via low impedance to system common. |  |
| 4,5 | ADJB, ADJA | Temperature compensation for Channel B and Channel A. An external voltage is connected to these pins to improve temperature drift. This voltage can be derived from Vref, that is, connect a resistor from Vref to $\mathrm{ADJ}[\mathrm{A}, \mathrm{B}]$ and another resistor from $\mathrm{ADJ}[\mathrm{A}, \mathrm{B}]$ to ground. The value of these resistors will change with frequency. |  |
| 6 | VREF | General-purpose reference voltage output of 2.5 V . |  |
| 7 | VLVL | Reference level input for OUTP and OUTN. (Usually connected to VREF through a voltage divider or left open). |  |
| 8, 17 | CLPB, CLPA | Channel B and Channel A connection for loop filter integration (averaging) capacitor. Connect a ground-referenced capacitor to this pin. A resistor can be connected in series with this capacitor to improve loop stability and response time. |  |
| 9 | VSTB | The voltage applied to this pin sets the decibel value of the required RF input voltage to Channel B that results in zero current out of the loop integrating capacitor pin, CLPB. |  |
| 10 | OUTB | Channel B output of error amplifier. In measurement mode, normally connected directly to VSTB. |  |
| 11 | FBKB | Feedback through $1 \mathrm{~K} \Omega$ to the negative terminal of the integrated op-amp driving OUTN. |  |
| 12 | OUTN | Output of differencing op-amp. In measurement mode, normally connected directly to FBKB. |  |
| 13 | OUTP | Output of differencing op-amp. In measurement mode, normally connected directly to FBKA. |  |
| 14 | FBKA | Feedback through $1 \mathrm{~K} \Omega$ to the negative terminal of the integrated op-amp driving OUTP. |  |
| 15 | OUTA | Channel A output of error amplifier. In measurement mode, normally connected directly to VSTA. |  |
| 16 | VSTA | The voltage applied to this pin sets the decibel value of the required RF input voltage to Channel A that results in zero current out of the loop integrating capacitor pin, CLPA. |  |
| 18,20 | ACMA, ACMB | Analog common for channel A \&B. Connect via low impedance to common. |  |
| 21,25,32 | VPSR, VPSA VPSB | Supply for the input system of channel A \& B. Supply for the internal references. Connect to +5 V power supply. |  |
| 19 | TEMP | Temperature sensor output. |  |
| 24 | CHPA | Connect to common via a capacitor to determine 3 dB point of Channel A input signal high-pass filter. |  |
| 26,27 | INHA, INLA | Channel A "High" and "Low" RF signal input terminal. | Circuit A |
| 28 | PWDN | Disable/Enable control input. Apply logic high voltage to shut AD8364 down. |  |
| 30,31 | INLB, INHB | Channel B "Low" and "High" RF signal input terminal. | Circuit A |
| Under Package | Exposed Paddle | The exposed paddle on the under side of the package should be soldered to a low thermal and electrical impedance ground plane. |  |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{P}}=5 \mathrm{~V}, \mathrm{~T}=+25^{\circ} \mathrm{C},-40^{\circ} \mathrm{C},+85^{\circ} \mathrm{C} ; \mathrm{C}_{\mathrm{LPA} / \mathrm{B}}=$ OPEN. Colors: $+25^{\circ} \mathrm{C} \rightarrow$ Black; $-40^{\circ} \mathrm{C} \rightarrow$ Blue; $+85^{\circ} \mathrm{C} \rightarrow$ Red


Figure 3.OUT[A,B] Vout and Log Conformance vs. Input Amplitude at 450 MHz , Typical Device, $T_{A D J A / B}=0 V$, Sine Wave, Differential Drive


Figure 4. OUT[A,B] Vоut and Log Conformance vs. Input Amplitude at 880 MHz , Typical Device, $T_{A D J A / B}=0 V$, Sine Wave, Differential Drive


Figure 5. OUT[A,B] Vout and Log Conformance vs. Input Amplitude at 1.88 GHz , Typical Device, $T_{A D J A B}=0.75 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 6. OUT[A,B] V оut and Log Conformance vs. Input Amplitude at 2.14 GHz, Typical Device, $T_{A D J A / B}=1.02 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 7. OUT[A,B] V Device, $T_{A D J A / B}=1.14 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 8. Differential Input Impedance (S11) vs. Frequency; $Z o=50 \Omega$


Figure 9. OUT[P,N] Vout and Log Conformance vs. Input Amplitude at 450 MHz , With B input held at $-25 d B M$ and $A$ input swept, Typical Device, $T_{A D J A / B}=0 V$, Sine Wave, Differential Drive


Figure 10. OUT[P,N] Vout and Log Conformance vs. Input Amplitude at 880 MHz , With B input held at $-25 d B M$ and $A$ input swept, Typical Device, $T_{A D J A / B}=0 V$, Sine Wave, Differential Drive


Figure 11. OUT[P,N] Vout and Log Conformance vs. Input Amplitude at 1.88 GHz , With B input held at $-25 d B M$ and $A$ input swept, Typical Device, $T_{A D J A / B}=0.75 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 12. OUT[P,N] Vout and Log Conformance vs. Input Amplitude at 2.14 GHz , With B input held at $-25 d B M$ and $A$ input swept, Typical Device, $T_{A D J A / B}=1.02 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 13. OUT[P,N] Vout and Log Conformance vs. Input Amplitude at 2.5 GHz , With B input held at $-25 d B M$ and A input swept, Typical Device, $T_{A D J A / B}=1.14 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 14. Distribution of OUT[A,B] Error over Temperature after Ambient Normalization vs. Input Amplitude for 10 Devices, Frequency $=450 \mathrm{MHz}, T_{A D J A / B}=0 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 15. Distribution of OUT[A,B] Error at Temperature after Ambient Normalization vs. Input Amplitude for 10 Devices, Frequency $=880 \mathrm{MHz}, T_{A D J A / B}=0 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 16. Distribution of OUT[A,B] Error at Temperature after Ambient Normalization vs. Input Amplitude for 10 Devices, Frequency $=1.88 \mathrm{GHz}, T_{A D J A / B}=0.75 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 17. Distribution of OUT[A,B] Error at Temperature after Ambient Normalization vs. Input Amplitude for 10 Devices, Frequency $=2.14 \mathrm{GHz}, T_{A D A A B}=1.02 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 18. Distribution of OUT[A,B] Error at Temperature after Ambient Normalization vs. Input Amplitude for 10 Devices, Frequency $=2.5 \mathrm{GHz}, T_{A D J A / B}=1.14 \mathrm{~V}$, Sine Wave, Differential Drive


Figure 19. Vout and Log Conformance vs. Input Amplitude for magnitude balance of 0 $d B$, and $-1 d B$ and phase balance of 0 deg, $\pm 5$ deg, $\pm 15$ deg at 450 MHz , Typical Device, $T_{A D J A / B}=O V$, Sine Wave, Differential Drive


Figure 20. Output Response to RF Burst Input for Various RF Input Levels, Carrier Frequency 450 MHz, CLPA/B = 0


Figure 21. Output Response to RF Burst Input for Various RF Input Levels, Carrier Frequency $450 \mathrm{MHz}, ~ C L P A / B=0.1 \mu F$


Figure 22. Output Response Using Power-Down Mode for Various RF Input Levels, Carrier Frequency $450 \mathrm{MHz}, \mathrm{CLPA}=0$


Figure 23. Output Response Using Power-Down Mode for Various RF Input Levels, Carrier Frequency $450 \mathrm{MHz}, C L P A=0.1 \mu \mathrm{~F}, \mathrm{CHPA}=10 \mathrm{nF}$


Figure 24. Distribution of VREF for 40 Devices


Figure 25. Distribution of TEMP voltage for 40 Devices


Figure 26. Change in VREF vs. Temperature, 11 parts


Figure 27. Output Voltage and Error from CW Linear Reference vs. Input Amplitude with Different Waveforms, CW, WCDMA1,3,4 and 11Channel, Frequency 880 MHz .


Figure 28. Output Voltage and Error from CW Linear Reference vs. Input Amplitude with Different Waveforms, CW, WCDMA 1,3,4-Channel, Frequency 2140 MHz

## GENERAL DESCRIPTION AND THEORY

The AD8364 is a dual channel 2.7 GHz true RMS responding detector with 60 dB measurement range and incorporates two AD8362 channels with shared reference circuitry (See the AD8362 datasheet for more information). Multiple enhancements have been made to the AD8362 cores to improve measurement accuracy. Log-conformance peak-to-peak ripple has been reduced to $< \pm 0.2 \mathrm{~dB}$, over the entire dynamic range.
Temperature stability of the RMS output measurements provides $< \pm 0.5 \mathrm{~dB}$ error over the specified temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, through proprietary techniques. The use of well matched channels offers extremely temperature stable channel difference outputs at OUTP and OUTN. Given well matched channels through IC integration, the RMS measurement outputs, OUTA and OUTB, will drift in the same manner ( $< \pm 0.5 \mathrm{~dB}$ ). With OUTP shorted to FBKA, the function at OUTP is:

$$
\begin{equation*}
O U T P=O U T A-O U T B+V L V L \tag{1}
\end{equation*}
$$

When OUTN is shorted to FBKB, the function at OUTN is:
OUTN = OUTB - OUTA + VLVL

The difference outputs, OUTP and OUTN, are insensitive to the common drift due to the difference cancellation of OUTA and OUTB.

The AD8364 is a fully calibrated RMS-to-DC converter capable of operation from signals as low as a few Hertz to at least 2.7 GHz . Unlike logarithmic amplifiers, the AD8364 response is waveform independent. The device accurately measures waveforms having a high peak-to-rms ratio (crest factor). A block diagram is shown below in figure 29.


Figure 29. Block Diagram
A single channel of the AD8364 consists of a high performance AGC loop. Referring to figure 30, the AGC loop is comprised of a wide bandwidth variable gain amplifier (VGA), square law detectors, Amplitude Target circuit, and output driver. For more detailed description of the functional blocks, see AD8362 data sheet.

## Square Law Detector and Amplitude Target

The output of the VGA, called $V_{S I G}$, is applied to a wideband square law detector. The detector provides the true RMS response of the RF input signal, independent of waveform, up to crest factors of 6 . The detector output, called $I_{S Q U}$, is a fluctuating current with positive mean value. The difference between $I_{S Q U}$ and an internally generated current, $I_{T G T[A, B]}$, is integrated by $\mathrm{C}_{\mathrm{F}}$ and a capacitor attached to $\operatorname{CLP}[\mathbf{A}, \mathbf{B}] . \mathrm{C}_{\mathrm{F}}$ is the on chip 25 pF filter capacitor. CLP [A, B] can be used to arbitrarily increase the averaging time while trading off response time. When the AGC loop is at equilibrium:

$$
\begin{equation*}
\operatorname{MEAN}\left(I_{S Q U}\right)=I_{T G T[A, B]} \tag{3}
\end{equation*}
$$

This equilibrium occurs only when:

$$
\begin{equation*}
\operatorname{MEAN}\left(V_{S I G}^{2}\right)=V_{T G T[A, B]}{ }^{2} \tag{4}
\end{equation*}
$$

Where $V_{T G T}$ is an attenuated version of the $V_{\text {REF }}$ voltage.

Since the square law detectors are electrically identical and well matched, process and temperature-dependant variations are effectively cancelled.


Figure 30. Single Channel Details
By forcing the above identity through varying the VGA setpoint, it is apparent that:

$$
\begin{equation*}
\operatorname{RMS}\left(V_{S I G}\right)=\sqrt{ }\left(\operatorname{MEAN}\left(V_{S I G}^{2}\right)\right)=\sqrt{ }\left(V_{T G T}{ }^{2}\right)=V_{T G T} \tag{5}
\end{equation*}
$$

Substituting the value of $V_{\text {SIG }}$, we have:

$$
\begin{equation*}
\operatorname{RMS}\left(G_{0}{ }^{\star} R F_{I N} \exp \left(-V_{S T[A, B]} / V_{G N S}\right)\right)=V_{T G T} \tag{6}
\end{equation*}
$$

When connected as a measurement device $\operatorname{VST}[A, B]=$ $O U T[A, B]$. Solving for $O U T[A, B]$ as a function of $R F_{I N}$ :

$$
\begin{equation*}
O U T[A, B]=V_{S L O P E}{ }^{\star} \log 10\left(\mathrm{RMS}\left(R F_{I N}\right) / V_{Z}\right) \tag{7}
\end{equation*}
$$

Where $V_{S L O P E}$ is approximately $1 \mathrm{~V} /$ decade or $50 \mathrm{mV} / \mathrm{dB} . V_{Z}$ is the intercept voltage, since $\log 10(1)=0$ when $\operatorname{RMS}\left(R F_{I N}\right)=$ $V_{Z}$. If desired, the effective value of $V_{S L O P E}$ may be altered by

## PRELIMINARY TECHNICAL DATA

using a resistor divider from OUT [ $\mathbf{A}, \mathbf{B}$ ] to drive VST [A, B]. The intercept, $V_{Z}$, is approximately $316 \mu \mathrm{~V}(-70 \mathrm{dBV})$ with a CW signal. This is the extrapolated intercept since OUT [A, B] does not measure down to 0 V .

In most applications, the AGC loop is closed through the set point interface, VST [A, B]. In measurement mode, OUT [A, B] is tied to VST [A, B], respectively. In controller mode, a control voltage is applied to VST [A,B]. Pins OUT [A, B] drive the control input of a system. The RF feedback signal to the input pins is forced to have an RMS value determined by VSTA or VSTB.

## RF Input interface

The AD8364's RF inputs are connected as shown in figure 31. There are $100 \Omega$ resistors connected between $\operatorname{DEC}[\mathrm{A}, \mathrm{B}]$ and $\operatorname{INH}[A, B]$ and $\operatorname{INL}[A, B]$. The mid-point is wired to a pin called $\mathrm{DEC}[\mathrm{A}, \mathrm{B}]$. Internally to the IC, the DC level on $\mathrm{DEC}[\mathrm{A}, \mathrm{B}]$ is established as $\left(7^{*} \mathrm{VPS}[\mathrm{A}, \mathrm{B}]+55^{*} \mathrm{Vbe}\right) / 30$. With a 5 V supply, $\mathrm{DEC}[\mathrm{A}, \mathrm{B}]$ is at about 2.6 V .

Signal coupling capacitors must be connected from the input signal to the $\mathrm{INH}[\mathrm{A}, \mathrm{B}]$ and $\operatorname{INL}[\mathrm{A}, \mathrm{B}]$ pins. The high-pass corner is found as:

$$
\begin{equation*}
f_{\text {high-pass }}=1 /\left(2^{\star} \pi^{\star} 100^{\star} \mathrm{C}\right) \tag{8}
\end{equation*}
$$

A decoupling capacitor should be connected from $\operatorname{DEC}[\mathrm{A}, \mathrm{B}]$ to ground to attenuate any signal at the mid-point. A 100 pF and 0.1 F cap from $\mathrm{DEC}[\mathrm{A}, \mathrm{B}]$ to ground are recommended with a 1 nF coupling capacitor such that signals above 1.6 MHz can be measured. For coupling of signals below 1.6 MHz , a good rule of thumb would be to use $100^{*} \mathrm{C}_{\text {coupling }}$ for the $\mathrm{DEC}[\mathrm{A}, \mathrm{B}]$ capacitor.


Figure 31. AD8364 RF Inputs

## Offset Compensation

An offset-nulling loop is used to address small DC offsets in the VGA. The high-pass corner frequency of this loop is internally preset to about 1 MHz using an on chip capacitor of 25 pF
( $1 /\left(2^{\star} \pi^{*} 5 \mathrm{~K} \Omega^{*} 25 \mathrm{pF}\right)$ ), sufficiently low for most HF applications. The high pass corner can be reduced by a capacitor from CHP $[\mathrm{A}, \mathrm{B}]$ to ground. The input offset voltage varies depending on the actual gain at which the VGA is operating, and thus, on the input signal amplitude. When an excessively large value of $\mathrm{C}_{\mathrm{HP}[A, B]}$ is used, the offset correction process may lag the more rapid changes in the VGA's gain, which may increase the time required for the loop to fully settle for a given steady input amplitude.

## Temperature Sensor Interface

The AD8364 provides a temperature sensor output capable of driving about 1.6 mA . A $330 \Omega$ internal resistor is connected from TEMP to COMR to provide current sink capability. The temperature scaling factor of the output voltage is approximately $2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The typical absolute voltage at $27^{\circ} \mathrm{C}$ is about 630 mV .

## VREF Interface

An internal voltage reference is provided to the user at pin VREF. The VREF voltage is a temperature stable 2.5 V reference that can drive about 18 mA . An $830 \Omega$ internal resistor is connected from VREF to ACOM for 6 mA sink capability.

## Power Down Interface

The operating and stand-by currents for the AD8364 at $27^{\circ} \mathrm{C}$ are approximately 72 mA and $500 \mu \mathrm{~A}$ respectively; The PWDN pin is connected to an internal resistor divider made with two $42 \mathrm{~K} \Omega$ resistors. The divider voltage is applied to the base of an npn transistor to force a power down condition when the device is active. Typically when PWDN is pulled greater than 1.6 V the device is powered down. Figure 22 shows typical response times for various RF input levels. The output reaches to within 0.1 dB of its steady-state value in about $1.6 \mu \mathrm{~s}$; the reference voltage is available to full accuracy in a much shorter time. This "wake-up" response will vary in detail depending on the input coupling means and the capacitances $C_{D E C[A, B]}, C_{H P[A, B]}$ and $C_{L P[A, B]}$; these result are for a measurement system operating in the 0.8 to 2 GHz range, balun-coupled at the input port, with $\mathrm{C}_{\mathrm{DEC}[\mathrm{A}, \mathrm{B}]}$ $=100 \mathrm{nF}, \mathrm{C}_{\mathrm{HP}[\mathrm{A}, \mathrm{B}]}=$ Open and $\mathrm{C}_{\mathrm{LP}[A, B]}=$ Open.

## VST[A,B] Interface

The VST[A,B] interface has a high input impedance of $72 \mathrm{~K} \Omega$. The voltage at VST $[\mathbf{A}, \mathbf{B}]$ is converted to an internal current used to steer the VGA gain. The VGA attenuation control is set to $20 \mathrm{~dB} / \mathrm{V}$.

## OUT[A,B,P,N] Outputs

The output drivers used in the AD8364 are different than the output stage on the AD8362. The AD8364 incorporates rail-torail output drivers with pull-up and pull-down capability. OUT [A,B,P,N] can source and sink up 70 mA . There is also an internal load from both OUTA and OUTB to ACOM of $2.5 \mathrm{~K} \Omega$.

## Measurement Difference Output using OUT[P,N]

The AD8364 incorporates two operational amplifiers with rail-to-rail output capability to provide a difference output. As in the case of the output drivers for OUT $[A, B]$, the output stages have the capability of driving 160 mA . OUTA and OUTB are internally connected through $1 \mathrm{~K} \Omega$ resistors to the inputs of each op-amp. The pin VLVL is connected to the positive terminal of both op-amps through $1 \mathrm{~K} \Omega$ resistors to provide level shifting. The negative feedback terminal is also made available through a $1 \mathrm{~K} \Omega$ resistor. The input impedance of VLVL is $1 \mathrm{~K} \Omega$ and FBK $[\mathbf{A}, \mathbf{B}]$ is $2 K \Omega$.. See figure 32 below for the connections of these pins.


Figure 32. Op-Amp Connections (All resistors are $1 \mathrm{~K} \Omega \pm 12 \%$ )
If OUTP is connected to FBKA, then OUTP will be given as:

$$
\text { OUTP }=\text { OUTA - OUTB }+ \text { VLVL }
$$

If OUTN is connected to FBKB, then OUTN will be given as:
OUTN = OUTB - OUTA + VLVL

In this configuration, all four measurements are made available simultaneously OUT[A,B,P,N]. A differential output can be taken from OUTP - OUTN and VLVL can be used to adjust the common mode level for an ADC connection.

## Controller mode

The difference outputs can be used for controlling a feedback loop to the AD8364's RF inputs. A capacitor connected between FBKA and OUTP will form an integrator, keeping in mind that the $1 \mathrm{~K} \Omega$ feedback resistor forms a zero. The sheet resistance of the on chip resistors is $\pm 12 \%$. If Channel A is driven and Channel B has a feedback loop from OUTP through a PA, then OUTP will integrate to a voltage value such that:

$$
\text { OUTB }=(\text { OUTA }+V L V L) / 2
$$

The output value from OUTN may or may not be useful. It is given by:

$$
\begin{equation*}
\text { OUTN }=0 \mathrm{~V} \tag{12}
\end{equation*}
$$

For $V L V L<O U T A / 3$,
Else,

$$
\begin{equation*}
\text { OUTN }=\left(3^{*} V L V L-\text { OUTA }\right) / 2 \tag{13}
\end{equation*}
$$

If VLVL is connected to OUTA, then OUTB will be forced to equal OUTA through the feedback loop. This flexibility provides the user with the capability to measure one channel operating at given power level and frequency while forcing the other channel to the same power level, or another desired power level, at another frequency. If both channels are operating at the same frequency and $A D J A=A D J B$, then there will be little to no temperature drift. When different frequencies are driven into each channel, ADJA and ADJB must be set accordingly to reduce the temperature drift of the output measurement. The temperature drift will be a statistical sum of the drift from Channel A and Channel B. As stated before, VLVL can be used to force the slaved channel to operate at a different power than the other channel. If the two channels are forced to operate at different power level, then some static offset will occur due to voltage drops across metal wiring internal to the IC.

If an inversion is necessary in the feedback loop, OUTN can be used as the integrator by placing a capacitor between OUTN and OUTP. This changes the output equation for OUTB and OUTP to:

$$
\begin{equation*}
\text { OUTB }=2^{\star} \text { OUTA }-V L V L \tag{14}
\end{equation*}
$$

For $\boldsymbol{V L V L}<$ OUTA/2,

$$
\begin{equation*}
\text { OUTN }=0 \mathrm{~V} \tag{15}
\end{equation*}
$$

Else,

$$
\begin{equation*}
\text { OUTN }=2^{\star} V L V L-\text { OUTA } \tag{16}
\end{equation*}
$$

The above equations are valid when Channel A is driven and Channel B is slaved through a feedback loop. When Channel $B$ is driven and Channel $B$ is slaved, the above equations can be altered by changing OUTB to OUTA and OUTN to OUTP.

## Temperature Compensation Adjustment

The AD8364 has a highly stable measurement output with respect to temperature. However, when the RF inputs exceed a frequency of 1.7 GHz , the output temperature drift must be compensated using ADJ[A/B]. Proprietary techniques are used to compensate for the temperature drift. However, the
absolute value of compensation is different for various frequencies. The following chart can be used to apply the appropriate $\mathbf{A D J}[\mathbf{A} / \mathbf{B}]$ voltage to maintain a temperature drift error less than $+/-0.5 \mathrm{~dB}$ over the entire temperature range.

| F (MHz) | 450 | 900 | 1700 | 1900 | 2200 | 2500 | 2700 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADJ[A/B] (V) | 0 | 0 | 0 | 0.75 | 1.02 | 1.14 | 1.18 |

Table 4
Compensating the device for temperature drift using ADJ[A/B] allows for great flexibility. If the user requires minimum temperature drift at a given input power or subset of the dynamic range, the $\mathbf{A D J}[\mathbf{A}, \mathbf{B}]$ voltage can be swept while monitoring OUT[A,B] over temperature. Figure 33 shows an example of this. The $\mathbf{A D J}[\mathbf{A}, \mathbf{B}]$ value where the output does not change is the voltage that must be applied to have minimum temperature drift at the given power and frequency.


Figure 33. OUTA vs. ADJA over Temp. Pin $=-30 \mathrm{dBm}, 1.9 \mathrm{GHz}$
The ADJ[A,B] input has a high input impedance. The input can be conveniently driven from an attenuated value of VREF, using a resistor divider.

## ALTERING THE SLOPE

None of the changes in operating conditions discussed so far affect the logarithmic slope, $\mathrm{V}_{\text {sLP }}$, in Equation 9. However, this can readily be altered by controlling the fraction of VOUT that is fed back to the setpoint interface at the VSET pin. When the full signal from VOUT is applied to VSET, the slope assumes its nominal value of $50 \mathrm{mV} / \mathrm{dB}$. It can be increased by including an attenuator between these pins, as shown in Figure 34. Moderately low resistance values should be used to minimize scaling errors due to the $70 \mathrm{k} \Omega$ input resistance at the VSET pin. Keep in mind that this resistor string also loads the output, and it eventually reduces the load-driving capabilities if very low values are used. To calculate the resistor values, use

$$
\begin{equation*}
R 1=R 2^{\prime}\left(S_{D} / 50-1\right) \tag{17}
\end{equation*}
$$

where $S_{D}$ is the desired slope, expressed in $\mathrm{mV} / \mathrm{dB}$, and $R 2^{\prime}$ is the value of R 2 in parallel with $70 \mathrm{k} \Omega$. For example, using $\mathrm{R} 1=$ $1.65 \mathrm{k} \Omega$ and $\mathrm{R} 2=1.69 \mathrm{k} \Omega\left(\mathrm{R}^{\prime}=1.649 \mathrm{k} \Omega\right)$, the nominal slope is
increased to $100 \mathrm{mV} / \mathrm{dB}$. This choice of scaling is useful when the output is applied to a digital voltmeter because the displayed number reads as a decibel quantity directly, with only a decimal point shift.


Figure 34. External Network to Raise Slope
Operation at high slopes is useful when a particular sub-range of the input is measured in greater detail. However, a measurement range of 60 dB would correspond to a 6 V change in VOUT at this slope, exceeding the capacity of the AD8364's output stage when operating on a 5 V supply. This requires that the intercept is repositioned to place the desired sub-range within a window corresponding to an output range of $0.2 \mathrm{~V} \leq$ VOUT $\leq 4.8 \mathrm{~V}$,
a 46 dB range.


Figure 35, an output of 0.5 V corresponds to the lower end of the desired sub-range, and 4.5 V corresponds to the upper limit with 3 dB of margin at each end of the range, which is nominally 3 mV rms to 300 mV rms , with the intercept at 1.9 mV rms. Note that R2 is connected to VREF rather than ground. R3 is needed to ensure that the AD8364's reference buffer, which can sink only a small current, is correctly loaded.

It is apparent that a variable attenuation factor based on this scheme could provide a manual adjustment of the slope, but there are few situations in which this is of value. When the slope is raised by some factor, the loop capacitor, CLPF, should be raised by the same factor to ensure stability and to preserve a chosen averaging time. The slope can be lowered by placing a two-resistor attenuator after the output pin, following standard practice.


Figure 35. Scheme Providing $100 \mathrm{mV} / \mathrm{dB}$ Slope for Operation over a 3 mV to 300 mV Input Range

## CHOOSING THE RIGHT VALUE FOR CHPF AND CLPF

The AD8364's variable gain amplifier includes an offset cancellation loop, which introduces a high-pass filter effect in its transfer function. The corner frequency, $f_{H P}$, of this filter must be below that of the lowest input signal in the desired measurement bandwidth frequency to properly measure the amplitude of the input signal. The required value of the external capacitor is given by

$$
C H P[A, B]=200 \mu \mathrm{~F} / 2 \times \pi \times f_{H P}\left(f_{H P} \text { in } H z\right)(18)
$$

Thus, for operation at frequencies down to $100 \mathrm{kHz}, \mathbf{C H P}[\mathbf{A}, \mathbf{B}]$ should be 318 pF .

In the standard connections for the measurement mode, the VST[A,B] pin is tied to OUT[A,B]. For small changes in input amplitude (a few decibels), the time-domain response of this loop is essentially linear with a 3 dB low-pass corner frequency of nominally $f_{L P}=1 /(2 \times \pi \times C L P[A, B] \times 1.1 \mathrm{k} \Omega)$. Internal time delays around this local loop set the minimum recommended value of this capacitor to about 300 pF , making $f_{L P}=482 \mathrm{KHz}$.

For operation at lower signal frequencies, or whenever the averaging time needs to be longer, use

$$
C L P[A, B]=900 \mu \mathrm{~F} / 2 \times \pi \times f_{L P}\left(f_{L P} \text { in } H z\right)(19)
$$

When the input signal exhibits large crest factors, such as a WCDMA signal, $\operatorname{CLP}[A, B]$ must be much larger than might at first seem necessary. This is due to the presence of significant low frequency components in the complex, pseudo-random modulation, which generates fluctuations in the output of the AD8364.

Table 5 Evaluation Board Configuration Options

| Component | Function/Notes | Part Number | Default Value |
| :---: | :---: | :---: | :---: |
| T1, T2 | The dynamic range of the AD8364 is directly related to the magnitude and phase balance of the Balun feeding the RF signal to the part. The evaluation board includes M/A-COM MABAES0031 solderd to the board and two unsoldered M/A-COM ETC1.6-4-2-3. The MABAES0031 has good magnitude and phase balance between 10 MHz and 500 MHz , then slowly degrades above 500 MHz . The performance of the evaluation board will be degraded above 500 MHz due to the balun. The M/A-COM ETC1.6-4-2-3 broadband baluns allows limited dynamic range performance between $500-2500 \mathrm{MHz}$. Better dynamic range can be achieved by using narrow band baluns with better magnitude and phase performance. | M/A-COM MABAES0031 |  |
| C11, C13, C21 | Supply filtering/decoupling capacitors |  | $0.1 \mu \mathrm{~F}$ |
| C10, C12,C20 | Supply filtering/decoupling capacitors |  | 100 pF |
| C19 | VREF filtering/decoupling capacitors |  | $0.1 \mu \mathrm{~F}$ |
| C18 | VLVL filtering/decoupling capacitors |  | tbd |
| C15, C17 | Output low-pass filter capacitors |  | $0.1 \mu \mathrm{~F}$ |
| C14, C16 | Output low-pass filter capacitors, can be activated by removing jumpers R15 and R6 |  | $0.1 \mu \mathrm{~F}$ |
| C23, C24 | Input bias-point decoupling capacitors |  | 100 pF |
| C1, C8 | Input bias-point decoupling capacitors |  | $0.1 \mu \mathrm{~F}$ |
| C2, C3, C4, C5, C6, C7 | Input signal coupling capacitors |  | $0.1 \mu \mathrm{~F}$ |
| C9, C22 | Input high-pass filter capacitor |  | $0.1 \mu \mathrm{~F}$ |
| DUT | AD8364 | AD8364XCP |  |
| $\begin{aligned} & \text { R4, R5, R6, R9, R12, R15, R17, } \\ & \text { R19, R21, R24, R23, } \end{aligned}$ | Jumpers |  | $0 \Omega$ |
| R10, R11 | Capacitors can be installed for controller mode |  |  |
| R2, R13, R16, R18, R20 | Optional pull-down resistors |  | 10 k //OPEN |
| R1, R3 | $100 \Omega$ Resistor to be added when input coupling from a single-ended source (not installed) |  | $100 \Omega$ |
| R14 | To be added for use in slope adjustment (not installed) |  |  |
| SW1 | Power-down/enable or external power-down selector |  |  |
| SW2, SW3 | Measurement mode/controller mode selector |  |  |
| SW4 | VLVL VREF/External controll selector |  |  |
| SW5 | ADJA VREF/External controll selector |  |  |
| SW6 | ADJB VREF/External controll selector |  |  |

Evaluation Board ( $10 \mathrm{MHz} \mathbf{- 5 0 0 M H z}$ )


Figure 36. Evaluation Board


Figure 37. Package

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD8364XCP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead LFCSP |  |
| AD8364-EVAL |  | Evaluation Board |  |

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

