
PRELIMINARY INFORMATION

(subject to change without notice)

January 12, 1995



ABSOLUTE MAXIMUM RATINGS

| Input Voltage, V | 10 V |
|--------------------------------------|----------------|
| Output Current, I _O | 150 mA* |
| Enable Input Voltage, V _E | V _I |
| Operating Temperature Range, | |
| T _A 20°C | to +85°C |

Junction Temperature, T_J ... +150°C[†] Storage Temperature Range,

T_S -40°C to +150°C

- * Output current rating is limited by input voltage, duty cycle, and ambient temperature. Under any set of conditions, do not exceed a junction temperature of +150°C. See next page.
- † Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated but should be avoided.

LOW-DROPOUT, 3.3 V REGULATOR — HIGH EFFICIENCY

Designed specifically to meet the requirement for extended operation of battery-powered equipment such as cordless and cellular telephones, the A8186SLU voltage regulator offers the reduced dropout voltage and quiescent current essential for maximum battery life. Applicable also to palmtop computers and personal data assistants, the device delivers a regulated, continuous 3.3 V output at up to 75 mA under normal operating conditions, or to 150 mA (transient) under worst-case conditions.

A PMOS pass element provides a typical dropout voltage of only 85 mV at 60 mA of load current. The low dropout voltage permits deeper battery discharge before output regulation is lost. Furthermore, quiescent current does not increase as the dropout voltage is approached, an ideal feature in standby/resume power systems where data integrity is crucial. Regulator accuracy and excellent temperature characteristics are provided by a bandgap reference. An ENABLE input gives the designer complete control over power up, standby, or power down.

This device is supplied in a 6-lead small-outline plastic package (similar to the SOT-89/TO-243AA) for surface-mount applications. The A8186SLU is rated for operation over a temperature range of -20°C to +85°C.

FEATURES AND BENEFITS

- High Efficiency Provides Extended Battery Life
- 85 mV Typical Dropout Voltage at I_O = 60 mA
- 45 μA Typical Quiescent Current at V₁ = 6 V Less Than 1 μA "Sleep" Current
- Up to 150 mA Output Current
- CMOS-Compatible ON/OFF Control For Power-Up, Standby, or Shutdown
- Internal Thermal Protection
- Surface-Mount Package


APPLICATIONS

- Cordless and Cellular Telephones
- Personal Data Assistants
- Personal Communicators
- Palmtop Computers

Always order by complete part number:

A8186SLU





MAXIMUM ALLOWABLE OUTPUT CURRENT with device mounted on 2.24" x 2.24" (56.9 mm x 56.9 mm) solder-coated copper-clad board in still air.

| | Maximum Allowable Output Current in Milliamperes with V₁ = 8 V, T₁ = 150°C, Period ≤10 s* | | | | | | | | | |
|----------------|---|-----|-----|-----|-----|-----|-----|-----|-----|--|
| | dc (Duty Cycle) | | | | | | | | | |
| T _A | 100% | 90% | 80% | 70% | 60% | 50% | 40% | 30% | 20% | |
| 25°C | 100 | 115 | 125 | 145 | 150 | 150 | 150 | 150 | 150 | |
| 50°C | 80 | 90 | 100 | 115 | 135 | 150 | 150 | 150 | 150 | |
| 70°C | 65 | 70 | 80 | 90 | 110 | 130 | 150 | 150 | 150 | |
| 85°C | 50 | 60 | 65 | 75 | 85 | 105 | 130 | 150 | 150 | |

^{*} $I_O = (T_J - T_A)/([V_1 - V_O] R_{\theta JA} \cdot dc) = (150 - T_A)/(4.7 \cdot 258 \cdot dc)$

Output current rating can be increased (to 150 mA maximum) by heat sinking or reducing the input voltage. Conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated but should be avoided.



8186 LOW-DROPOUT, 3.3 V REGULATOR

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ (unless otherwise noted).

| | | | | | Limits | | | | |
|---------------------------|-------------------------------------|--|--------------------------------|------|--------|-------|----|--|--|
| Characteristic | Symbol | Test Conditions | Min. | Тур. | Max. | Units | | | |
| Output Voltage | V _o | $4 \text{ V} \leq \text{V}_{\text{I}} \leq 8 \text{ V},$ | T _A = +25°C | 3.25 | 3.30 | 3.35 | V | | |
| | | $10 \mu A \le I_0 \le 100 \text{ mA*}$ | -20°C ≤ T _A ≤ +85°C | 3.20 | 3.30 | 3.40 | V | | |
| | | $V_1 = 3.3 \text{ V}, I_0 = 60 \text{ mA}^3$ | 3.00 | _ | _ | V | | | |
| Output Volt. Temp. Coeff. | α_{VO} | $V_1 = 6 \text{ V}, I_0 = 10 \text{ mA}$ | _ | _ | ±1.0 | mV/°C | | | |
| Line Regulation | $\Delta V_{O(\Delta VI)}$ | $6 \text{ V} \le \text{V}_{\text{I}} \le 8 \text{ V}, \text{I}_{\text{O}} = 1 \text{ mA}$ $4 \text{ V} \le \text{V}_{\text{I}} \le 6 \text{ V}, \text{I}_{\text{O}} = 1 \text{ mA}$ | | _ | 8.0 | 12 | mV | | |
| | | | | _ | 10 | 20 | mV | | |
| Load Regulation | $\Delta V_{O(\Delta IO)}$ | 1 mA \leq I _O \leq 100 mA*, V _I = 8 V 1 mA \leq I _O \leq 100 mA*, V _I = 6 V | | _ | 20 | 30 | mV | | |
| | | | | _ | 13 | 25 | mV | | |
| | | 1 mA ≤ I _O ≤ 100 mA*, | _ | 8.0 | 20 | mV | | | |
| Dropout Voltage | V _I min - V _O | $I_0 = 60 \text{ mA}^*$ | | _ | 85 | 150 | mV | | |
| | | I _O = 125 mA* | | | 190 | 300 | mV | | |
| Quiescent Current | I _Q | $V_{I} = 6 \text{ V}, 1 \text{ mA} \le I_{O} \le 1$ | _ | 45 | 60 | μΑ | | | |
| (GND terminal current) | | $V_I = 8 \text{ V}, 1 \text{ mA} \le I_O \le 100 \text{ mA*}, V_E \ge 2.0 \text{ V}$ $4 \text{ V} \le V_I \le 8 \text{ V}, V_E \le 0.8 \text{ V}$ | | _ | 50 | 65 | μΑ | | |
| | I _{Q(off)} | | | _ | 0.05 | 1.0 | μΑ | | |
| ENABLE Input Voltage | V _{EH} | $4 \text{ V} \leq \text{V}_{\text{I}} \leq 8 \text{ V},$ | Output ON | 2.0 | _ | _ | V | | |
| | V _{EL} | -20°C ≤ T _A ≤ +85°C | Output OFF | _ | _ | 0.8 | V | | |
| ENABLE Input Current | I _E | $T_A \le +85^{\circ}C, V_E = V_I = 8 \text{ V}$ | | _ | _ | ±0.1 | μΑ | | |
| Thermal Shutdown Temp. | T _J | | | 150 | _ | _ | °C | | |
| Thermal Resistance | $R_{\theta JA}$ | Mounted on 2.24" x 2 copper-clad board in s | _ | 258 | _ | °C/W | | | |


Typical values are at T_A = +25°C and are given for circuit design information only.


^{*} Pulse test (≤20 ms). See previous page for duty cycle limitations.


TYPICAL CHARACTERISTICS


LOAD REGULATION

LINE REGULATION









CAUTION: Maximum allowable duty cycle will be significantly less than 100% at high temperatures, at high input voltages, or at high output currents. See Maximum Allowable Output Current table.



3.26

3.24

3.22

 $T_A = 85^{\circ}C$

2 V INTERVALS

25

50

75


OUTPUT CURRENT in mA

TYPICAL CHARACTERISTICS (cont,d)

LOAD REGULATION

3.36 3.34 **OUTPUT VOLTAGE in VOLTS** 3.32 3.30 $V_1 = 8 V$ 3.28

LINE REGULATION



OUTPUT VOLTAGE


150


Dwg. GP-052-8

 $V_1 = 4 V$

100

125







Maximum allowable duty cycle will be significantly less than 100% at high temperatures, at high input voltages, or at high output currents. See Maximum Allowable Output Current table. CAUTION:


TYPICAL CHARACTERISTICS (cont,d)

QUIESCENT (GROUND TERMINAL) CURRENT





DROPOUT VOLTAGE



CAUTION: Maximum allowable duty cycle will be significantly less than 100% at high temperatures, at high input voltages, or at high output currents. See Maximum Allowable Output Current table.




TYPICAL CHARACTERISTICS (concluded)


LOAD TRANSIENT PERFORMANCE

 V_I = 3.5 V to 6.5 V, C_O as specified, T_A = 25°C

ENABLE TRANSIENT PERFORMANCE


 $V_I = 3.5 \text{ V to } 6.5 \text{ V}, C_O = 1 \mu\text{F}, T_A = 25^{\circ}\text{C}$






Dimensions in Inches

(for reference only)







Dwg. MA-009-6 in

Dimensions in Millimeters

(controlling dimensions)





Dwg. MA-009-6 mm

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

NOTES: 1. Lead spacing tolerance is non-cumulative.

- Exact body and lead configuration at vendor's option within limits shown.
- 3.Terminal numbering is in accordance with EIA/JEDEC convention. Where EIAJ conventions apply, the tab is not numbered, resulting in terminal 6 being designated terminal 5.

