

T-42-11-09

MB62XXXX MB60XXXX

> September 1988 Edition 1.1

DESCRIPTION

The UHB series of 1.5-micron CMOS gate arrays is a highly integrated low-power, utra high-speed product family that derives its enhanced performance and increased user flexibility from the use of a system-proven, dual-column gate structure and 2-layer metal interconnect technology. The unique dual-column gate structure increases density and speed performance, as well as gate utilization.

UHB SERIES 1.5µ CMOS GATE ARRAYS

Internal high-drive clock buffers minimize clock alkaw across the only while internal bus performance and integrity is assured by incorporating 3-state transmission gate logic underneath the routing channels. The high-drive output buffers provide highly symmetrical output waveforms.

.

FEATURES

- High-density silicon gate CMOS technology - 330 to 12,000 unable gates
- 90% maximum utilization fully autorouted
- Ultra high speed
 - typical 0.9 ns gate delay - narrow delay variation
- High sink current capability

 - 3.2 mA, 8 mA, 12 mA, and 24 mA options available - selectable edge rate control
- Low-skew clock signal distribution
 - High-performance clock drivers
 - Hierarchical clock distribution
 - Frequency-dependent clock routing

- · Automatic test pattern generation for 6K gates and up - complete family of scan design macros available
- 2-column gate structure enhances macro performance
 - High-performance Internal 3-state bue buried cells within the routing channels ensure high density and reliable performance
- Proven 1.5-micron 2-layer metal technology
- Highest pin-to-gate count commercially available .
- 60 logio I/O for 336 gates - 222 logic I/O for 1200 gates
- Input buffers incorporating pull-up/pull-down resistance
- Built-in feedback resistors for oscillators
- User-defined hierarchy-driven placement.

Device Name	Utilizable Gates ¹	Meximum Signal Pine ²
C-330UHB	338 gates	60
C530UHB	530 gates	66
C-830UHB	830 gates	76
C-1200UHB	1233 gates	\$2
C-1700UHB	1724 gates	108
C-2200UHB	2220 gates	123
C-3000UHB	3066 gates	148
0-4100UHB	4174 gates	163
C-6000UHB	0000 gates	163
C-8700UHB	8768 gates	188
C-12000UHB	12734 gates	220

Maximum signal pin numbers depend on the ol drive requirements and the package selected.

Copywrite * 1988 by FURTSU UMITED and Fulites Microelectronice, Inc.

1.24			us p		
		10.00			
		1000			
國用			alahin Marin Marin Marin Marin		
識			a de la compañía de la Compañía de la compañía de	taria (
			nices Silitza Linter Martin		
			and a second		
20 I I			Contraction of the second s	0.00 100 100	
		All and a second se			ŀ
			lipul Maria Maria Maria		
	50 PP 21		16.03	tister 🔨	

7-42-11-09

2-Input Gate Equivalent Complexity Maximum Total Number of Basic Cells on Chip **Device Name** Part Number Signal Pina C-330UHB MB825xxxx 338 gates 610 gates 60 O-530UHB MB624xxx 66 530 gates 840 gates C-830UHB MB623xxxx 830 gates 76 1176 gates C-1200UH8 MB622xxx 92 1233 gates 1680 gates C-1700UHB MB621xxx 1724 gates 108 2232 gates C-2200UHB MB620xxx 123 2220 dates 2800 gates C-3000UHB MB606xxxx 3066 gates 148 3744 gates C-4100UHB MB605xxx 4174 gates 163 4888 gates C-6000UHB MB604xxx 6000 gates 163 6978 gates C-8700UH8 MB603xxx 8758 gates 188 9720 gates C-12000UHB 12734 gates MB602xxx 220 13728 gates

Notes: 1.

PRODUCT FAMILY DESCRIPTIONS

Typical device gate speed, with F/O=2, for a 2-input NAND gate, is 0.9 ns. A basic cell is equivalent to a 2-input gate. Basic cells on other are also used for I/O buffer function. The maximum signal pin numbers depend on the output drive requirements and the package selection. ŝ.

AC CHARACTERISTICS

BEST/WORST CASE MULTIPLIERS FOR PROPAGATION DELAYS


Propagation delays characteristic of a gate array are a function of several factors, including operating temperature, supply voltage, fanout loading, interconnection routing metal, process variation, input transition time, and input signal polarity. Temperature and supply voltage factors affecting propagation delays in the UHB CMOS family of gate arrays are given in the table below.

Pre-Layout Simulation						Pest-Layout	8 Simulation	
Temperature Range	YDD=	5V± 6%	V _{D0} = 6	V±10%	VDD*	5V± 5%	V _{DD} =	5V±10%
	Best Case	Worst Case	Best Case	Worst Case	Best Case	Worst Case	Best Case	Worst Case
1. 0 - 70°C	0.35	1,65	0.30	1.75	0.40	1.60	0.35	1.70
2, -20 - 70°C	0.35	1.85	0.25	1.75	0.36	1.60	0.30	1.70
340 - 70°O	0.25	1.65	0.20	1.75	0.30	1,60	0.25	1.70
4, -40 - 85*C	0.25	1.76	0.20	1.65	0.30	1.70	0.25	1.80

1. = commercial temperature range

4. = Industrial temperature range

Constants for calculating the delays due to process variation, fanout loading, interconnection routing metal, transition time, and signal polarity are given for each unit cell in the UHB Unit Cell Library. Delays using these factors are calculated for a representative selection of unit cells and are shown in the Propagation Delays table on the following page.



T-42-11-09

REPRESENTATIVE PROPAGATION DELAYS

Calculations are representative of unit cells in the C12000UHB (UHB 12000-Gate CMOS Gate Array). Typical values are indicated. Worst case multipliers are applied to typical values. Smaller arrays can exhibit significantly greater apsed.

		-			Prop	agation D	elays (in	ns)	
Unit Cell Function	Unit Cell Name	Equivalent Gate Count	Input Transition			NDL (Fa	n-out)	_	
				1	ź	. 4	8	18	32
Inverter	VIN	1	t PLH, t PHL	0.68	1.51 1.04	2.38	3.53 2.18	5.19 3.11	8.09 4.74
Power 2-Input NAND	N2K	2	t PLH. t PHL	0.68	.99 .97	1.41 1,34	1.99 1.85	2.83 2.58	4_27 3.85
Power 16-Input NAND	NGB	11	t PLH, t PHL	1.62 3.69	2,15	2.67 4.25	3.15 4.69	3.99 5.31	5.43 6.40
Power 2-Input NOR	R2K	2	^t PLH, ^t PHL	0.65	1.53	2,27 1.23	3.29 1.67	4.75 2.29	7.28 3.38
Power Exclusive OR	X28	4	t PLH, t PHL	1.72	2.05	2.47 2.29	3,05	3.89 3.18	5.33 4.06
3-wide 2-AND 6-Input AND-OR Inverter (A-+Y)	D36	3	t PLH, t PHL	1.78 1.22	2.93 1.80	4.41 2.64	6.45 3.56	9.37 \$.02	4.43 7,55
2-wide 2-OR 4-input OR-AND-inverter (A-+X)	G24	2	^C PLH, CPHL	1.54	2.73 1.78	4.27 2.62	6.39 3.54	9,40 5,00	14.65 7.53
Power 2-AND 6-Wide Multiplexer (A-+X)	T28	11	^t PLH, ^t PHL	2.41	2.74 1.63	3,16 2.04	3.74 2.33	4.58 2.75	6.02 3.47
Power Clock Buffer	K28	3	t PLH, t PHL	1.30 1.38	1.57 1.58	1.90 1.63	2.30 2.13	2.81 2.51	3.61 3.11
Scan 8-bit D FF with Clock inhibit and 2:1 Data Multiplexer (CK,IH-+Q)	SHK	88	t PLH, t PHL	5.22 4.92	5.87 5.29	6.72 6.77	7,89 6,43	9.55 7.36	12.45 6.99
Non-Scan D FP with Reset (CK-+Q)	FDÓ	7	t PLH, t PHL	2.51 2.14	3,16 2,55	4.01 3.08	5.18 3.81	6.84 4.85	9.74 6.66
Non-Scan Power D FF with Clear (CK→Q)	FDS	6	t PLH, t PHL	2.17 1.89	2.50 2.10	2.92	3.50 2.73	4.34 3.25	5.78 4.15
Non-Scan 4-bit Binary Synchronous Up Counter (CI-+CO)	043	48	^t PLH, ^t PHL	2.18 1.10	2.83 1.43	3.68 1.85	4.85 2.43	0.51 3.27	9.41 4.71
Non-Scan 4-bit Binary Synchronous Up Counter (CI-+CO)	C.45	48	t PLH, t PHL	2.52 1.68	3.22 2.05	4.12 2,63	5.36 3.19	7.13 4.12	10.21 5.75

Note: Delays for Inter-block wiring are not included

7-42-11-09

REPRESENTATIVE PROPAGATION DELAYS (Continued)

Calculations are representative of unit cells in the C12000UHB (UHB 12000-Gate CMOS Gate Array). Typical values are indicated. Worst case multipliers are applied to typical values.

	1			·	Prop	agation D	elays (in	(en	
Unit Cell	Unit Cell	Equivalent	Input			NDI (F	n-out)		<u>.</u>
Function	Name	Gate Count	Transition	1	2	4	8	16	32
Non-Scan 4-bit Binary Synchronous Up/Down Counter (DU-+CO)	C47	68	t PLH, t PHL	2.87 3.30	3.32 3,63	3.90 4.05	4.70 4.63	5.85 5.47	7.84 6.91
4-bit Sinary Full Adder with Fast Carry (CI-+S1)	A4H	48	^t PLH, ^t PHL	1.97 2.13	2.67 2.71	4,04 3,45	5.65 4.47	7.93 5.93	11.92 8.45
4:1 Selector (S5-+X)	ΤāA	5	t PLH, t PHL	1.39	2.33 1.77	3.55 2.62	5.23 3.79	7.82 5.45	11.79 8.95
4-bit Shift Register with Synchronous Load	FS2	30	t PLH, t PHL	2.90 3.46	3.55 3.83	4.40 4.31	5.57 4.97	7.23 6.90	10.13 7,53
9-bit Odd Parity Generator/Checker	POB	22	t PLH, t PHL	5.78 6.00	6.43 6.33	7.28 6.75	8.45 7.33	10.11 8.17	13.01 9.61
4-wide 2:1 Data Selector (A→X)	P24	12	^t PLH, ^t PHL	1.24 0,97	1.57 1.14	1.99	2.57 1.64	3.41 2.06	4.85 2.78
4-bit Magnitude Comparator (IS→OG)	MC4	42	^t PLH, ^t PHL	3.17 2.60	4,36	5,90 3,35	8,02 3,93	11.03 4.77	16.28 6.21
4-bit Bue Driver (A-+X)	B41	9	¹ PLH, ¹ PHL	1.99	2.48	3.06 2.78	3.76	4.64 4.14	6.04 5.34
Input Buffer (Inverter)	нв	5	t PLH,	1.84 1.78	2.11 2.05	2.44	2.64 2.78	3.35 3.29	4.15 4.09
Clock Input Butter (Inverter)	1KB	4	t PLH, t PHL	2.49 1.94	2.63 2.08	2,79 2,24	2,99 2,44	3.24 2.69	3.64 3.09
				Output Buffer Load in pF					
				12	25	60	100	200	400
Output Buffer (True)	028	2	t PLH, t PHL	2.37 3.24	3.10 4.85	4.50	7.30 14.15	12.90 28.55	24,10 51.35
Power Output Buffer (True)	O2L	2	t PLH,	2.53 2.47	3.02 3.01	3.94 4.03	5.79 6.08	9,49 10,18	16.89 18.38
3-State Output Buffer (True)	O4T	4	t PLH. t PHL	3.09 4.05	3.82 5.77	5,22 9.02	8.02 15.52	13.62 28.52	24.82 54.52
Power 3-State Output Buffer (True)	04W	4	t PLH, t PHL	3.48 4.68	3/97 5.30	4.92 6.47	6.62 8.82	10.62 13.52	18.22 22.92
3-State Output and Input Buffer (True)	Hét	9	t PLH, t PHL	3.09 4,08	3.82 6.77	5.22 9.02	8.02 16.57	13.62 28.52	24.82 54.52
Power 3-State Output and Input Buffer (True)	Hew		t PLH, t PHL	3.48 4.68	3.97 5.30	4.92 6.47	6.82 8.82	10.62 13.52	16.22 22.92

Note: Delays for inter-block wiring are not included

MB62XXXX FUJITSU MB60xxxx

T-42-11-09

DC CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Rating		Symbol	Minimum	Maximum	Unit
Supply Voltage		Voo	Vss*-0.6	6.0	v
Input Voltage		Ч	V58*-0.5	VDD+0.5	v
Output Voltage		٧o	V _{SS} *-0.5	VDD+0.5	. v
	IOL=3.2mA		-40	+40	
Ordered Origonial	IOL+8mA		40	+00	mA
Output Current ^a	IOL=12mA	los	-60	+120	
	loL=24mA		-90	+180	
Storage Temperature	Ceremio Plastio	Tetg	-85 -40	+150 +125	*C
Temperature Under Blas	Ceramio Plastic	Thies	-40 -25	+125 +85	•0



Notes: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Punctional operation should be restricted to the conditions as detailed in the operation socials of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Vss = 0V.
 Only one output at a time may be shorted for more than one second.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Supply Voltage	Voo	4.75	5.0	5.25	٧
Input High Voltage for TTL Input	ViH	2.2	-	-	۷
Input Low Voltage for TTL Input	VIL		-	0,8	Ý
Input High Voltage for CMOS Input	VIH	VDD X:0.7		-	٧
Input Low Voltage for OMOS Input	VIL	-	-	VDD × 0.3	٧
Operating Temperature	TA	0	-	70	•0

CAPACITANCE (TA = 25°C, VDD = VI = 0V, f = 1 MHz)

Perameter	Symbol	Minimum	Typical	Meximum	Unit
Input Pin Capacitance	CiN	-	-	18	pF
Output Pin Capecitance (IOL=3.2mA, SmA or 12mA)	Cour	-	-	16	, pF
Output Pin Capacitance (IOL=24mA.)	COUT	-	-	18	p₹
I/O Pin Capacitanos (IOL=3.2mA, 8mA or 12mA)	c _{i/o}	-	-	16	p₽
I/O Pin Capacitance (IoL=24mA)	c _{l/O}	-	-	23	pF

MB62xxxx FUJITSU . . MB60xxxx

T-42-11-09

,

. .

DC CHARACTERISTICS

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Power Supply Current	IDDS	Steady State ¹	0	1	100	μA
Output High Voltage for Normal Output (IOL =3.2mA)	V _{OH}	I _{OH} = -2mA	4.0	-	V _{DD}	v
Output High Voltage for Driver Output (IOL =8mA)	V _{OH}	^I OH = -2mA	4.0	-	V _{DD}	v
Output High Voltage for Driver Output (IOL =12mA)	V _{OH}	¹ OH = -4mA	4.0	, T	V _{DD}	v
Output High Voltage for Driver Output (IOL =24mA)	v _{он}	I _{OH} = -8mA	4,0	_	V _{DD}	v
Output Low Voltage ² for Normal Output (IOL= 3.2mA)	V _{OL}	1 _{OL} = 3.2mA	v _{ss}	-	0.4	v
Output Low Voltage ² for Driver Output (IOL= 8mA)	V _{OL}	IOL = 8mA	V _{SS}	_	0,4	٥٧
Output Low Voltage ² for Driver Output (IOL= 12mA)	V _{OL}	I _{OL} = 12mA	V _{SS}	_	0.4	07
Output Low Voltage ² for Driver Output (IOL= 24mA)	V _{OL}	I _{OL} = 24mA	v _{ss}	_	0.4	0٧
Input High Voltage for TTL Input	VIH	-	2.2	_		v
Input Low Voltage for TTL Input	VIL			_	0.8	v
Input High Voltage for CMOS Input	VIH	-	V _{DD} x 0.7	_	-	v
Input Low Voltage for CMOS Input	VIL	_	-	-	V _{DD} x 0.3	v
Sohmitt Trigger CMOS Input ⁹ Positive-going Threshold Negative-going Threshold Hysteresis	V _{T+} V _{T-} V _{T+} - V _{T-}	ː Yil to YiH YiH to Yil	2.6 0.7 1.1	3.3 1.4 1.9	4.0 2.0 2.7	v v v
Schmitt Trigger TTL Input ³ Positive-going Threshold Negative-going Threshold Hysteresis	V _{T+} V _{T-} V _{T+} - V _{T-}	ЧL to Viн Viн to Viн	1.4 0.8 0.4	1.9 1.3 0.6	2.5 1.8 0.7	v v v
Input Pull-up/Pull-down Resistor	RP	VIH = V _{DD} VIL = V _{SS}	25	50	100	kΩ
input Leakage Current	<u>่</u> ย	V ₁ = 0 - V _{DD}	-10	-	10	μ
Input Leakage Current (3-state)	lz	Vi = 0 - V _{DD}	-10	-	10	μ/

Notes: 1.VIH = VDD, ViL = VSS 2.With certain restrictions on pin assignment 3.These values for reference only

MB62xxxx FUJITSU MB60xxxx

T-42-11-09


ARRAY ARCHITECTURE

The typical UHB ohip is composed of double columns of CMOS gates (basic cells) separated by dedicated wiring channels. A basic cell consists of a pair of N-channel and a pair of P-channel transistore interconnected by polysilloon gate control terminals. Groups of basic cells are interconnected by custom metalization into unit cells. Fujitsu unit cells provide a wide range of standard logic functions such as exclusive OR gates, filp-flops, buffers, and counters. The UHB Series CMOS Gate Array family includes over 250 different unit cells. These unit cells are the building blocks from which complex designs are constructed.

D

The spaces between the double columns of basic cells are occupied by channels for custom metalization. Nearly half of these wiring channels contain transmission gates that implement internal 3-state buses. Bus terminatore located at the ends of the double columns of cells maintain the last value to be sent through the bus to ensure proper operation under all conditions.

The I/O cells around the perimeter of the matrix of cells are composed of internal cells with input protection networks and the potential to be configured as input buffers, clock input buffers, output buffers, power output buffers, or bidirectional buffers.



Typical Chip Layout, Double Column Structure

- 1. Dedicated Clock Network - for high frequency clocks
- 2. 3-state Bus Logic - located in wiring channels
- з. Bus Terminators - prevent floating state on buses
- 4. Driver Transistors and I/O Protection Networks - provide high I/O count
- Double Columns for optional macro utilization and speed 5.
- Wiring Channel Area for metalization between unit cells 6.





	÷	
MB62xxxx		FUJIT
MB60xxxx		. •

su

T-42-11-09

DESIGN COMPONENTS

DESIGNING WITH THE UHB PRODUCT FAMILY

To implement logic functions, the designer builds up the elements of the circuit from unit cells. Simple unit cells are used hierarchically to build higher level functions until the logic is completely defined. Fujitsu offers a complete line of standard logic functions in the unit cell library.

Soft macros are used to implement large super-cell functions such as expandable ALU's and multipliers.

I/O BUFFERS

Each UHB I/O buffer around the perimeter of the array consists of an input protection network and large N-channel and P-channel transistors capable of supplying the standard 3.2-mA, 8-mA, and 12-mA output currents. Two of these large transistor pairs may be connected in parallel, using high-output-current macros, to obtain 24-mA drive. One of the I/O pads whose output transistors have been used for the 24-mA high-current option may still be used as an input.

Input I/O buffers convert external TTL levels to internal CMOS levels or may receive CMOS level signals directly. Output I/O buffers are totem pole and may drive either CMOS and TTL levels, depending on their AC and DC loads. Any of the pins except the dedicated power and ground pads can be designed to be an input buffer, an input buffer with pull-up/pull-down resistance, a clock input buffer, an output buffer, an output buffer, an output buffer, an output buffer, a bi-directional buffer, or a Schmitt trigger input buffer. There are some restrictions on the location of 24-mA buffers.


INPUT CLOCK DRIVERS

The large output I/O transistor pair is used in a high-drive input clock driver for high fanout applications within the array. This allows the designer to fully utilize the high speed capabilities of the UHB technology.

TESTING UHB DEVICES

Two options are available for testing UHB designs: (1) the standard designer-supplied test patterns and test vectors (in Fujiteu's FTDL format) and (2) the use of scan cells combined with Automatic Test Generation (ATG) performed by Fujitsu computers for additional diagnostic test patterns. If the designer has designed with scan cells and other scan logic elements, Fujitsu will complete the scan test program generation.

Regardless of the selected test option, it is the responsibility of the designer to furnish Fujitsu with enough test patterns to guarantee that the submitted design completely performs its intended logic functions. These patterns include the designer's test function of each I/O pin.



Diagramatic Representation of Design Structure for Scan Testing

📰 3749762 OOlO26l 6 📰

T-42-11-09

FUJITSU MB62xxxx MB60xxxx

VDD and VSS REQUIREMENTS

Each UHB Series gate array device has two options for each package type, both supporting a different number of power and ground pins, The number of power and ground pins required depends on the number of simultaneously switching outputs used in the design. Simultaneously switching outputs (SSOs) are output signals that change from H to L or L to H or from Z to H or Z to L within a 20-ns window (including possible skew).

23E D

Multiple outputs that switch at the same time can cause noise on VOD and VSB lines and affect the performance of a device. Therefore, to achieve maximum reliability, Fujitsu limits the number of SSOs per VDD pin according to the table below. The maximum number of SSOs per pin is determined by a representative value specified for the driving capability of each type of output. The total representative value of all SSOs used in a design must not exceed 80 per VSS pin. For example, 11 normal 3.2-mA outputs with edge rate control, four 12-mA outputs, or three 24-mA outputs per VSS pin may be SSOs.

Output Drive Type	Representative Value per Output
Normai (3.2 mA)	10
High Drive (12 mA)	20
Normal (3.2 mA) with Edge Rate Control	7
High Drive (12 mA) with Edge Rate Control	14
High Drive (24 mA) with Edge Rate Control	28

1

T-42-11-09

ESTIMATION OF POWER DISSIPATION

In order to select a suitable ASIC package and determine system cooling requirements and system power supply requirements. the designer needs to estimate the power dissipation of the circuit.

Power dissipation calculation in CMOS technologies is complicated by the fact that transient currents involved in charging and discharging capacitances dominate the total power dissipation.

Fujiteu has simplified the calculation of power dissipation by studying a long history of designs to determine what typical circult activity constitutes, and by observing the power dissipation characteristics of individual gates as they operate. These parameters are summarized below and are incorporated into the worksheet that follows.

P _d (in)	=	0.073mW/MHz
P ^{d(out)}	=	0.025mW/pF
Pq(sed)	=	0.20mW/MHz
Pd(comb)	=	0.033mW/MHz
C ^V (5V [±] 5%)	=	1.11

The example below assumes a system clock frequency (f) of 25 MHz for a circuit of 2700 gates with 90 inputs and 50 outputs, all outputs loaded at 20 pF. The circuit activity, that is, the maximum number of internal gates, inputs, and outputs that are simultaneously active, is 20%. The mix of sequential to combinational gates is 1:5 (20%). Note: P is in units of mW/MHz, except Pd(out), which is in mW/MHz/pF.

.0	I/O AC	POWER	CALCULATION
1.V	1/Q AQ	1 0 11 - 11	OVEGOEVIIAI

- 1.1 Number of inputs _90_ x freq _25/2_ x Po(in) x 20% = _16.43_ mW
- Number of outputs 50 x freq1 25/4 x load 20F x PD(out) x 20% = 31.25 mW 1.2
- Total I/O AC (translent) PowerPAC = 47.68 mW 1.3
- 1/O DC POWER CALCULATION 2.0
- 2.1 Number of 3.2 mA outputs² ______X (0.15 x (IOL + IOH)) = _26.52__mW
- _____ mW Number of 8 mA outputs ___16__ x (0.15 (IOL + IOH)) = 2.2
- 2.3 Number of 12 mA outputs $\underline{0} \times (0.15 (loc + loH)) =$ _____ mW
- 2.4 Number of 24 mA outputs ____0 x (0.15 (0.15 x (IOL + IOH)) = __0 mW
- Total I/O DC (steady state) Power PDC = 50.52 mW 2.5

INTERNAL GATE POWER CALCULATION 3.0

Number of used gates ______X % seq. ______X freg _____X PD(seq) = ______ mW 3.1

Number of used gates ______ x % comb. _____ x freq3 _____ X PD(comb) = ______ mW 3.2


Total Internal Gate Transient Power PINT = 426.6 mW 3.3

TOTAL CHIP ESTIMATED POWER DISSIPATION 4.0

Pt (typical) = PAC 47.68 mW + PDC 50.52 mW + PNT 426.6 mW = 524.8 mW 4.1

PD(worst case) = Pt = 524.8 mW x CV 1.11 = 582.5 mW = ...6W W 4.2


Notes: 1. It is assumed that outputs will toggle at one fourth the frequency of the system clock on the average.
2. The (IOL + IOH) term assumes outputs are symmetrically high and low
3. It is assumed that only 20% of the combinational gates are simultaneously active, and at a frequency of one fourth the clock frequency.



WORKSTATION DESIGN FLOW

Fujitsu ASICs customers have a choice of four popular CAE design packages (Daisy, Mentor, Valid, and HP 9000) plus Fujitsu's own new Sun-based workstation software (ViewCAD) for schematic capture and design implementation. The design flow process is summarized in the diagram below. The boxes outlined in bold indicate Fujitsu-supplied software that integrates with standard CAE software to produce the data files necessary to implement a design. The design process flowchart is somewhat simpler for the Fujitsu (ViewCAD) software because ViewCAD was written specifically for Fujitsu's high-reliability design process.

A design logic file and a test data file, known as Fujitsu Logic Design Language (FTDL) and Fujitsu Test Design Language (FTDL), are the ultimate result of the workstation design process.



Workstation Design Process




T-42-11-09

DESIGN IMPLEMENTATION FLOW

After the workstation design process is complete, the FLDL and FTDL files are transferred to the mainframe environment at one of Fujitsu's Technical Resource Centers. There, the FLDL file is checked by the Logic Design Rule Check (LDRC) and a pre-layout simulation is made using the test data generated in FTDL. Then, after automated layout takes place, simulation is run to validate the LSI function.

When the design data is validated, the design files are sent to the prototype manufacturing area where mask sets are fabricated and engineering sample devices are manufactured for test and approval. After the engineering samples are fully tested and signed off, full production can begin.



Post-Design Process

ļ

23E D 🔳

3749762 0010265 3

T-42-11-09 MB62xxxx FUJITSU MB60xxxx

FUNCTIONAL INDEX OF UNIT CELL LIBRARY

Note: The load unit (lu) is a normalized loading unit of capacitance representing the input load of an inverter without metal interconnection.

Unit Cell	T		1 1	1	
Name	Description		Basic Cells	Drive (lu)	Polarity
V1N	Inverter		1	18	Neg
V2B	Power Inverter		1	36	Neg
VIL	Double Power Inverter		2	55	Neg
B1N	True Buffer		1	18	Pos
BD3	True Delay Buffer	(> 5ns)	5	18	Pos
BD4	Delay Cell	(> 4ns)	4	6	Pos
8D5	Delay Celi	(>10ns)	9	18	Pos
BD6	Delay Cell	(>22ns)	17	18	Pos
lock Buffer Famil	у				
Unit Cell			· ·		
Name	Description		Basic Cells	Drive (lu)	Polarity
K18	True Clock Buffer		2	36	Pos
K2B	Power Clock Buffer		3	55	Pos
K3B	Gated Clock (AND) BL	Gated Clock (AND) Buffer		36	Pos
K4B	Gated Clock (OR) Buf	Gated Clock (OR) Buffer		36	Pos
K5B	Gated Clock (NAND) E	Gated Clock (NAND) Buffer		36	Neg
КАВ	Block Clock (OR) Buffe	ər	3	55	Pos
KBB	Block Clock (OR x 10)	Buffer	30 .	55	Pos
AND Family					
Unit Celi	1		1 1		
Name	Description		Basic Cells	Drive (/u)	
N2N	2-input NAND		1	18	
N28	Power 2-Input NAND		3	36	
N2K	Fast Power 2-Input NA	ND	2	36	
N3N	3-input NAND		2	14	·····
N3B	Power 3-Input NAND		3	36	
N4N	4-Input NAND		2	10	
N4B	Power 4-Input NAND		4	36	
N6B	Power 6-Input NAND		6	36	
N8B	Power 8-Input NAND		6	36	
N9B	Power 9-Input NAND		8	36	•, •
NCB	Power 12-Input NAND		10	36	
NGB	Power 16-Input NAND		11	36	<u></u>
N3K	Fast Power 3-Input NA	ND	3	36	
N4K	Fast Power 4-Input NA		4	36	


1

T-42-11-09

FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

NOR Family				
Unit Cell				
Name	Description	Basic Cells	Drive (lu)	
R2N	2-input NOR	1	14	
R2B	Power 2-input NOR	3	36	
R2K	Power 2-input NOR	2	36	
R3N	3-Input NOR	2	10	
R3B	Power 3-Input NOR	3	36	
R3K	Power 3-Input NOR	3	36	
R4N	4-input NOR	2	6	
R4B	Power 4-input NOR	4	36	
R4K	Power 4-Input NOR	4	36	
R6B	Power 6-Input NOR	5	36	
R8B	Power 8-input NOR	6	36	
R9B	Power 9-input NOR	8	36	
RCB	Power 12-Input NOR	10	36	
RGB	Power 16-Input NOR	11	36	
AND Family				
Unit Cell	1		[]	·
Name	Description	Basic Cells	Drive (lu)	
N2P	Power 2-input AND	2	36	
N3P	Power 3-Input AND	3	36	
N4P	Power 4-Input AND	3	36	
N8P	Power 8-input AND	6	36	
OR Family				
Unit Cell				
Name	Description	Basic Cells	Drive (lu)	
R2P	Power 2-input OR	2	36	
R3P	Power 3-Input OR	3	36	
R4P	Power 4-Input OR	3	36	
R8P	Power 8-Input OR	6	36	
Exclusive NOR/OP	Family (EXOR/EXNOR)			
Unit Cell	1			
Name	Description	Basic Cells	Drive (tu)	Polarity
X1N	Exclusive NOR	3	18	Neg
X1B	Power Exclusive NOR	4	36	Neg
X2N	Exclusive OR	3	14	Pos
X2B	Power Exclusive OR	4	36	Neg
X3N	3-input Exclusive NOR	5	14	Neg
ХЗВ	Power 3-Input Exclusive NOR	6	36	Neg
X4N	3-Input Exclusive OR	5	14	Pos
X4B	Power 3-input Exclusive OR	6	36	Pos

23E D 🖬 3749762 0010267 7 🛤



MB60xxxx


FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

Unit Cell					
Name		Description	Basic Cells	Drive (lu)	
D23		2 AND Into 2 NOR AOI	2	14	
D14		3 AND Into 2 NOR AOI	2	14	
D24		2, 2 AND Into 2 NOR AOI	2	14	
D34		2 AND Into 3 NOR AOI	2	10	
D36		3, 2 AND Into 3 NOR AOI	3	10	
D44		2 OR Into 2 AND Into 2 NOR AOI	2	10	
		rt unit cells are useful in implementing sum-of-produc	ts (SOP) expression	ins.	
R-AND-In	verter F	amily (OAI)			
Unit Celi Name		Description	Basic Cells	Drive (<i>t</i> u)	
G23 2 OR Into 2 NAND OAI		2	18		
G14		3 OR Into 2 NAND OAI	2	10	
G24		2, 2 OR Into 2 NAND OAI	2	10	
G34 2 OR Into 3 NAND OAI			2	10	
G44		2 AND Into 2 OR Into 2 NAND OAI	2	14	
Note: OR-	AND-INVe	rt unit cells are useful in implementing product-of-sun	ns (POS) expressio	ns.	
Aultiplexer	Family				·
Unit Cell Name	Туре	Description	Basic Cells	Drive (lu)	Functio
T24*	4:1	Power 4, 2 ANDs Into 4 NOR Multiplexer	6	36	SOP
T26*	6:1	Power 6, 2 ANDs Into 6 NOR Multiplexer	10	36	SOP
T08*	8:1	Power 8, 2 ANDs into 8 NOR Multiplexer	11	36	SOP
		Power 2, 3 ANDs Into 2 NOR Multiplexer	5	36	SOP
T32				36	SOP
T32 T33*	3:1				
T32 T33* T34*	4:1	Power 3, 3 ANDs into 3 NOR Multiplexer Power 4, 3 ANDs into 4 NOR Multiplexer	7	36	SOP
T32 T33* T34* T42	4:1 2:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer	9	36 36	SOP
T32 T33* T34* T42 T43	4:1 2:1 3:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer	9 6 10	36 36 36	SOP SOP
T32 T33* T34* T42 T43 T44	4:1 2:1 3:1 4:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer	9 6 10 11	36 36 36 36 36	SOP SOP SOP
T32 T33* T34* T42 T43 T44 T54	4:1 2:1 3:1 4:1 4:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer	9 6 10 11 10	36 36 36 36 36 36	SOP SOP SOP SOP
T32 T33* T34* T42 T43 T44 T54 U24*	4:1 2:1 3:1 4:1 4:1 4:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer	9 6 10 11 10 6	36 36 36 36 36 36 36	SOP SOP SOP SOP POS
T32 T33* T34* T42 T43 T44 T54 U24* U26*	4:1 2:1 3:1 4:1 4:1 4:1 6:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 6, 2 OR Into 6 NAND Multiplexer	9 6 10 11 10 6 9	36 36 36 36 36 36 36 36	SOP SOP SOP SOP POS POS
T32 T33* T34* T42 T43 T44 T54 U24* U26* U28*	4:1 2:1 3:1 4:1 4:1 4:1 6:1 8:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 4, 2 OR into 6 NAND Multiplexer Power 6, 2 OR into 6 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer	9 6 10 11 10 6 9 11	36 36 36 36 36 36 36 36 36	SOP SOP SOP SOP POS POS POS
T32 T33* T34* T42 T43 T44 T54 U24* U26* U28* U32	4:1 2:1 3:1 4:1 4:1 6:1 8:1 2:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 6, 2 OR into 6 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer	9 6 10 11 6 9 11 5	36 36 36 36 36 36 36 36 36 36 36	SOP SOP SOP POS POS POS POS
T32 T33* T34* T42 T43 T44 U24* U26* U28* U32 U33*	4:1 2:1 3:1 4:1 4:1 6:1 8:1 2:1 3:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 6, 2 OR into 6 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 8, 2 OR into 2 NAND Multiplexer Power 2, 3 OR into 3 NAND Multiplexer Power 3, 3 OR into 3 NAND Multiplexer	9 6 10 11 10 6 9 11 5 7	36 36 36 36 36 36 36 36 36 36 36 36	SOP SOP SOP POS POS POS POS POS
T32 T33* T34* T42 T43 T44 U24* U26* U28* U32 U33* U34*	4:1 2:1 3:1 4:1 4:1 6:1 8:1 2:1 3:1 4:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 6, 2 OR into 6 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 8, 2 OR into 2 NAND Multiplexer Power 8, 3 OR into 3 NAND Multiplexer Power 3, 3 OR into 3 NAND Multiplexer Power 4, 3 OR into 4 NAND Multiplexer	9 6 10 11 10 6 9 11 5 7 9	36 36 36 36 36 36 36 36 36 36 36 36 36 3	SOP SOP SOP POS POS POS POS POS
T32 T33* T34* T42 T43 T44 U24* U26* U28* U32 U33* U34* U42	4:1 2:1 3:1 4:1 4:1 6:1 8:1 2:1 3:1 4:1 2:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 6, 2 OR into 6 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 3, 3 OR into 2 NAND Multiplexer Power 3, 3 OR into 3 NAND Multiplexer Power 4, 3 OR into 4 NAND Multiplexer Power 2, 4 OR into 2 NAND Multiplexer	9 6 10 11 10 6 9 11 5 7 9 6	36 36 36 36 36 36 36 36 36 36 36 36 36 3	SOP SOP SOP POS POS POS POS POS POS
T32 T33* T34* T42 T43 T44 U24* U26* U28* U32 U33* U34*	4:1 2:1 3:1 4:1 4:1 6:1 8:1 2:1 3:1 4:1	Power 4, 3 ANDs into 4 NOR Multiplexer Power 2, 4 ANDs into 2 NOR Multiplexer Power 3, 4 ANDs into 3 NOR Multiplexer Power 4, 4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 2, 2-3-4 ANDs into 4 NOR Multiplexer Power 4, 2 OR into 4 NAND Multiplexer Power 6, 2 OR into 6 NAND Multiplexer Power 8, 2 OR into 8 NAND Multiplexer Power 8, 2 OR into 2 NAND Multiplexer Power 8, 3 OR into 3 NAND Multiplexer Power 3, 3 OR into 3 NAND Multiplexer Power 4, 3 OR into 4 NAND Multiplexer	9 6 10 11 10 6 9 11 5 7 9	36 36 36 36 36 36 36 36 36 36 36 36 36 3	SOP SOP SOP POS POS POS POS POS

1 4. .

.

MB62xxxx FUJITSU



FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

nit Celi ame	Туре	Description	Básio Celis	Drive (lu)	Selects	Output	Bit Width
24*	2:1	Data Selector	12	36	S, XS	Q	4
2E	2:1	Selector	6	18	S	XQ	2
2F	2:1	Selector	8	18	S	XQ	4
28*	2:1	Selector	2	18	S, XS	XQ	1
20*	2:1	Selector	4	18	S, XS	XQ	2
2D*	2:1	Selector	2	14	S, XS	XQ	1
5A*	4:1	Selector		9	S, XS	XQ	1
/3A*	1:2	Selector	2	14	S, XS	XQ	1
/3B*	1:2	Selector	4	14	S, XS of because they car	XQ	2
ecoders Jnit Cell Name	Туре	Description	Basio Cells	Drive (lu)	Active Level Outputs	Enable	
DE2	2:4	Decoder	5	18	Low		
DE3	3:8	Decoder	15	14	Low		
)E4	2:4	Decoder	8	14	Low	Low	
DE6	3:8	Decoder	30	. 18	Low	1 High 2 Low	
iternal B Jnit Cell Name	Туре	Description	Basio Cells	Drive (/u)	Bus Size	Enable	
							1
341 Notes: 1		Bus Driver nber of 841s used	9 Is limited by the	36 chosen ar	4 bits ray series, as show and/or a bi-directio	Low n in the table being nai bus) may be	ow. Implemented with
		1	I want to a die	o chosen ar bus source ivers. While o design.		n in the table hel	ow. Implemented with satrictions, the
		1	is limited by the nore than one cells or bus dr l by the specific	o chosen ar bus source ivers. While o design. Name	ray series, as show and/or a bi-directic bus drivers impose	n in the table hel	ow. Implemented with strictions, the
		1	Is limited by the nore than one cells or bus dr by the specific Device I	o chosen ar bus source (vers. While o design. Name HB	ray series, as show and/or a bi-directic bus drivers impose Maximum B41s	n in the table hel	ow. Implemented with satrictions, the
		1	Is limited by the more than one cells or bus of by the specific C-330U C-530U C-830U	o chosen ar bus source ivers. While o design. Name HB HB	ray series, as show and/or a bi-directic bus drivers impose Maximum B41s 4 5 6	n in the table hel	w. Implemented with strictions, the
		1	Is limited by the more than one cells or bus of by the specific C-330U C-530U C-830U C-1200	e chosen ar bus source ivers. While o design. Name HB HB HB	ray series, as show and/or a bi-directic bus drivers impose Maximum B41s 4 5 6 8	n in the table hel	ow. Implemented with estrictions, the
		1	Inited by the nore than one cells or bus dr by the specific C-330U C-530U C-830U C-1200 C-1700	e chosen ar bus source ivers. While o design. Name HB HB HB UHB	ray series, as show and/or a bi-directic bus drivers impose Maximum B41s 4 5 6	n in the table hel	ow. Implemented with satrictions, the
		1	Is limited by the more than one cells or bus of by the specific C-330U C-530U C-830U C-1200	o chosen ar bus source ivers. While o design. Name HB HB HB UHB UHB	ray series, as show and/or a bl-directic bus drivers impose Maximum B41s 4 5 6 8 12	n in the table hel	ow. Implemented with estrictions, the
		1	Is limited by the more than one cells or bus dr by the specific C-330U C-530U C-1200 C-1700 C-2200	 chosen ar bus source ivers. While design. Name HB HB UHB UHB UHB	ray series, as show and/or a bl-directic bus drivers impose Maximum B41s 4 5 6 8 12 18	n in the table hel	ow. Implemented with satrictions, the

1

23E D 🖬 3749762 0010269 O 📰

T-42-11-09

FUJITSU

MB62xxxx MB60xxxx

FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

Unit Ce Name	Description	Basic Cells	Drive (lu)	Enabl	e Bits	Outp	out	Clear
YL2	Data Latch with TM	5	36	High	1	Q		_
YL4	Data Latch with TM	14	36	High	1 4	q		_
LTK	Data Latch	4	18	Low	/ 1	Q,	XQ	Async
LTL	Data Latch with Clear	5	18	Low	/ 1	Q,	XQ	Asyno
LTM	Data Latch with Clear	16	18	Low	/ 4	Q,	XQ	
LT1	S-R Latch with Clear	4	18	Low	/ 1		XQ	Asyric
LT4	Data Latch	14	18	Low	1 4	Q.	XQ	
Unit Cell Name	Description	Basic Cells	Drive (/u)	Bits	Output	Clear	Preset	Clock Inhib
	Description			Bite	000500	Clear	Preset	
SDH.	Scan D FF with 2:1 Multiplex	14	36	1	Q, XQ	Asyno		Yes
SDJ*	Scan D FF with 4:1 Multiplex	15	36	1	Q, XQ	Asyno		Yes
SDK*	Scan D FF with 3:1 Multiplex	16	36	1	Q, XQ	Asyno		Yes
	Scan J-K FF	16	36	1	Q, XQ	Async		Yes
SJH	Scan J-K FF				0.140	Asyno	Asyno	Yes
SJH SDD*	Scan DFF with 2:1 Multiplex	16	36	1	Q, XQ	Asylio .		
		16 12	36 36	1	<u>, xu</u> Q, XQ		-	Yes
SDD*	Scan DFF with 2:1 Multiplex							Yes Yes
SDD* SDA SDB SHA	Scan DFF with 2:1 Multiplex Scan 1-Input D FF Scan 1-Input D FF Scan 1-Input D FF	12	36	1	Q, XQ		-	
SDD* SDA SDB	Scan DFF with 2:1 Multiplex Scan 1-Input D FF Scan 1-Input D FF	12 42	36 36	1 4	Q, XQ Q, XQ	1		Yes
SDD* SDA SDB SHA	Scan DFF with 2:1 Multiplex Scan 1-Input D FF Scan 1-Input D FF Scan 1-Input D FF	12 42 68	36 36 18	1 4 8	Q, XQ Q, XQ Q, XQ	-		Yes Yes
SDD* SDA SDB SHA SHB	Scan DFF with 2:1 Multiplex Scan 1-Input D FF Scan 1-Input D FF Scan 1-Input D FF Scan 1-Input D FF	12 42 68 62	36 36 18 18	1 4 8 8	Q, XQ Q, XQ Q, XQ Q			Yes Yes Yes

1

FUJITSU MICROELECTRONICS 23E D 🖬 3749762 0010270 7 🖬

T-42-11-09 MB62xxxx FUJITSU

MB60xxxx

FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)


	CAN Flip-Flop Family					<u> </u>		<u> </u>	<u> </u>		
Unit Cell Name	Description		Basic Cells	Driv (<i>l</i> u		lits	Output	s Cl	ear	Preset	Clock Edge
FDN	Non-Scan D FF with Set		7	18		1	Q, XQ		-	Async	Pos
FDM	Non-Scan D F		6	18		1	Q, XQ		_		Pos
FDO	Non-Scan D FF with Reset		7	18		1	Q, XQ		Async		Pos
FDP	Non-Scan D FF with Set and Reset		8	18		1	Q, XQ		Async	Async	Pos
FDQ	Non-Scan D FF		21	18		4	Q			-	Neg
FDR	Non-Scan D FF with Clear		26	18		4	Q		Async	—	Pos
FDS	Non-Soan D FF		20	18		4	Q		-		Pos
FD2	Non-Scan Power D FF		7	36		1	Q, XQ		-		Neg
FD3	Non-Scan Power D FF with Preset		8	36		1	Q. XQ			Async	Neg
FD4	Non-Scan Power D FF with Clear										
	and Preset		9	36		1	Q, XQ		Asyno	Asyno	Neg
FD5	Non-Scan Power D FF with Clear		8	36	;	1	Q, XQ		Async	—	Neg
FJD	Non-Scan Positive Edge Clocked			1							
	Power J-K FF with Clear Synchronous filp-flops my be constr		12	36		1	Q, XQ		Async		Pos
	create a synchronous cléar. Counter Family									1	1
Unit Cell Name	Description	Basic Cells	Drive (/u)	Bits	Outp	uts ¹	Load	Clear	Enable	Carry In	Up/ Down
SC72	Soan 4-bit Synchronous Binary				Q, 3	XQ,				1	ļ .
	Up Counter with Parallel Load	62	36	4	co	(S)	Syno		Low	High	Up
SC8 ²	Scan 4-bit Synchronous Binary				Q, 1	XQ,					
	Down Counter with Parallel Load	66	36	4	co	(S)	Syno		High	Low	Down
C11 ^a	Non-Scan Flip-Flop for Counter	11	18	-	Q, 1	XQ		-		—	<u> </u>
C41	Non-Scan 4-bit Binary		1								
	Asynchronous Counter	24	18	4	Q,	(A)	<u> </u>	Async			Up
C42	Non-Scan 4-bit Binary							-			
	Synchronous Counter	32	18	4	Q		-	Async		-	Up
C43	Non-Scan 4-bit Binary										
	Synchronous Up Counter	48	18	4	Q,	CO(S)) Sync	Asyno	High	High	Up
C45	Non-Scan Binary Synchronous										
	Up Counter	48	18	4	Q,	co	Sync	Syno	High	High	Up
C47	Non-Scan Binary Synchronous						1				1
	Up/Down Counter	68	18	4		co	Asyno	<u> -</u>	Low	Low	Up/Do
Notes	: 1. (S), (A) Indicate the counter is 2. Scan counters include clock inh 3. C11 may by used for purposes	lbit and	high driv	e (CDP	synchro = 36	2nous. Lu). F	or non-S	ican co	unters C	DR = 18 £1	1.

T-42-11-09 MB62xxxx FUJITSU MB60xxxx

FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

Unit Cell			Drive	1	1			J
Name	Description	Basic Cells	(/u)	Bit Width	Load	1	Outputs	Clock Polarity
FS1	Serial-in Parallel-out Shift							
	Register	18	16	4	Serial-I	n only	Q-Parallel	Neg
FS2	Shift Register with							
	Synchronous Load	30	16	4	Syno-H	-High Q-Parallel		Neg
F\$3	Shift Register with			1				
	Asynchronous Load	34	18	4	Async-	Low	Q-Parallel	Pos
SR1	Serial-in Parallel-out Shift							
	Register with Scan	36	36	4	Serial-i	n oniy	Q-Parallel	Pos
Datapath (Operators (Adder, ALU, Par	ity)		L	I		L	1
Unit Cell Name	Description		Basic Cells	Drive ((u)	Bit Width	Outputs		Carry in
MC4	Magnitude Comparator		42	18(=) 10(<,>)	4	A>B, A=B, A <b< td=""><td>A>B,A=B,ALB</td></b<>		A>B,A=B,ALB
A1A	1-bit Half Adder		5	36	1	S, C	0	_
A1N	1-bit Full Adder		8	18	t	S, CO		CI
A2N	2-bit Full Adder		16	14	2	S, CO		CI
A4H	4-bit Binary Full Adder w/Fast (Carry	48	18(CO) 14(S)	4	S, C	0	CI
PE5	Even Parity Generator/Checker	,	12	36	5	EVE	N, ODD	
PO5	Odd Parity Generator/Checker		12	36	5	ODD	, EVEN	_
PE8	Even Parity Generator/Checker		18	18	.8	EVE	N, ODD	_
PO8	Odd Parity Generator/Checker		18	18	8	ODD	, EVEN	<u> </u>
PE9	Even Parity Generator/Checker		22	18	9	EVE	N, ODD	
PO9	Odd Parity Generator/Checker		22	18	9	ODD	, EVEN	-
Miscellane	aous Cells							
Unit Cell			Basic					
Name	Description		Cells			Fund	tion	
ZQ0	0 Clip		0			Tie to	o Vss	
Z01	1 Clip		0			Tie to	o Voo	

1




FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)


Unit Ceil Name	Description	Basio Celis	Drive (ℓu)	Logic Level	Туре	Input/ Output Polarity
1B	Input Buffer	5	36	TTL	Signal	Invert
1BU	11B with Puli-up Resistance	5	36	TTL	Signal	Invert
18D	I1B with Pull-down Resistance	5	36	TTL	Signal	Invert
2B	Input Buffer	4	36	TTL	Signal	True
2BU	12B with Pull-up Resistance	4	36	TTL	Signal	True
28D	2B with Pull-down Resistance	4	36	TTL	Signal	True
КВ	Clock Input Buffer	4	72	TTL	Clock	Invert
кви	ikb With Pull-up Resistance	4	72	TTL	Clock	Invert
KBD	KB with Pull-down Resistance	4	72	TTL	Clock	Invert
LB	Clock Input Buffer	6	72	TTL	Clock	True
LBU	ILB with Pull-up Resistance	6	72	TTL	Clock	True
ILBD	ILB with Pull-down Resistance	6	72	TTL	Clock	True
110	CMOS Interface Input Buffer	5	36	CMOS	Signai	. Invert
IICU	I1C with Pull-up Resistance	5	36	CMOS	Signal	Invert
IICD	I1C with Pull-down Resistance	5	36	CMOS	Signal	Invert
12C	CMOS Interface Input Buffer	4	36	CMOS	Signal	True
I2CU	I2C with Pull-up Resistance	4	36	CMOS	Signal	True
I2CD	I2C with Pull-down Resistance	4	36	CMOS	Signal	True
115	Schmitt Trigger Input Buffer	8	18	CMOS	Schmitt	invert
1150	IS with Pull-up Resistance	8	18	CMOS	Schmitt	invert
IISD	It's with Pull-down Resistance	8	18	CMOS	Schmitt	Invert
125	Schmitt Trigger Input Buffer	8	18	CMOS	Schmitt	True
1250	12S with Pull-up Resistance	8	18	CMOS	Schmitt	True
12SD	125 with Pull-down Resistance	8	18	CMOS	Schmitt	True
118	Schmitt Trigger Input Buffer	6	18	TTL	Schmitt	Invert
ITRU	IIR with Pull-up Resistance	6	18	TTL	Schmitt	invert
IIRD	11R with Pull-down Resistance	6	18	TTL	Schmitt	invert
12R	Schmitt Trigger Input Buffer	8	18	TTL	Schmitt	True
1280	I2R With Pull-up Resistance	8	18	TTL	Schmitt	True
12RD	12R with Pull-down Resistance	8	18	TTL	Schmitt	True

FUJITSU MICROELECTRONICS 23E D


🖬 3749762 0010273 2 🖿



FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)



23E D 🔳 3749762 0010274 4 📖



FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

Unit Cell Name	Description	Basic Celis	Drive (iOL)	Logic Level	Edge Rate Control	Input/ Output Polarity
			3.2mA	TTL	No	True
Н6Т	3-state Output and Input Buffer	8 8	3.2mA 3.2mA	TTL	No	True
нетџ	H6T with Pull-up Resistance	8	3.2mA 3.2mA	TTL	No	True
HETD	H6T with Pull-down Resistance	8	3.2MA			nuo
H6W	Power 3-state Output and Input	8	12mA	TTL	No	True
	Buffer	8	12mA	TTL	No	True
H6WU	H6W with Pull-up Resistance	8	12mA	TTL	No	True
H6WD	H6W with Pull-down Resistance	0	12004	116		
HEC	3-state Output and CMOS	8	3.2mA	смоз	No	True
	Interface Input Buffer	8	3.2mA	CMOS	No	True
HECU	H6C with Pull-up Resistance	8	3.2mA	CMOS	No	True
H6CD	H6C with Pull-down Resistance		3.211A			
H6E	Power 3-state Output and CMOS	8	12mA	смоз	No	True
	Interface Input Buffer	8	12mA	CMOS	No	True
H6EU	H6E with Pull-up Resistance	8	12mA	CMOS	No	True
H6ED	H6E with Pull-down Resistance		12110			
H6S	3-state Output and Schmitt	12	3.2mA	смоз	No	True
110011	Trigger Input Buffer	12	3.2mA	CMOS	No	True
Hesu	H6S with Pull-up Resistance	12	3.2mA	CMOS	No	True
HESD	H6S with Pull-down Resistance 3-state Output and Schmitt	14	- Of Little			
H6R	Trigger Input Buffer	12	3.2mA	TTL	No	True
	H6R with Puli-up Resistance	12	3.2mA	TTL	No	True
HGRU	H6R with Pull-down Resistance	12	3.2mA	TTL	No	True
HERD	3-state Output and Input Buffer	9	3.2mA	TTL	Yes	True
H8T	H8T with Pull-up Resistance	9	3.2mA	TTL	Yes	True
HSTU	H8T with Pull-down Resistance	9	3.2mA	TTL	Yes	True
HATD	Power 3-state Output and Input	<u> </u>	U.L.I.W.		<u> </u>	
H8W		9	12mA	TTL	Yes	True
	Buffer	9	12mA	TTL	Yes	True
H8WU	H8W with Pull-up Resistance H8W with Pull-down Resistance	, a	12mA	TTL	Yes	True
H8WD		<u>+-</u>				
H8W2	High Power 3-state Output and Input	11	24mA	TTL	Yes	True
	Buffer	1 11	24mA	TTL	Yes	True
H8W1	H8W2 with Pull-up Resistance		24mA	TTL	Yes	True
H8W0	H8W2 with Pull-down Resistance		64000	+		
H&C	3-state Output Buffer and CMOS	9	3.2mA	смоз	Yes	True
	Interface Input Buffer	9	3.2mA	CMOS	Yes	True
H8CU	H8C with Pull-up Resistance	9	3.2mA	CMOS	Yes	True
H8CD	H8C with Pull-down Resistance		0.2115			

23E D 🗰 3749762 0010275 6 페

7-42-11-09


MB62xxxx FUJITSU MB60xxxx

FUNCTIONAL INDEX OF UNIT CELL LIBRARY (Continued)

	lional I/O Buffers (Buses) continu	ed				
Unit Cell Name	Description	Basic Cells	Drive (IOL)	input Logic Level	Edge Rate Control	Input/ Output Polarity
H8E	Power 3-state Output Buffer and					
	Interface Input Buffer	9	12mA	CMOS	Yes	True
H8EU	H8E with Pull-up Resistance	9	12mA	CMOS	Yes	True
H8ED	H8E with Pull-down Resistance	9	12mA	CMOS	Yes	True
H8E2	High Power 3-state Output and Input					
11054	Buffer	11	24mA	CMOS	Yes	True
H8E1	H8E2 with Pull-up Resistance	11	24mA	CMOS	Yes	True
H8E0 H8S	H8E2 with Pull-down Resistance	11	24mA	CMOS	Yes	True
поэ	3-state Output and Schmitt					
Hasu	Trigger input Buffer	13	3.2mA	CMOS	Yes	True
HASD	H8S with Pull-up Resistance H8S with Pull-down Resistance	13 13	3.2mA	CMOS	Yes	True
Han	3-state Output and Schmitt	13	3.2mA	CMOS	Yes	True
	Trigger Input Buffer	13	9. 0-m A	TT (N	L _
H8RU	H8R with Pull-up Resistance	13	3.2mA 3.2mA	TTL	Yes	True
H8RD	H8R with Pull-down Resistance	13	3.2mA 3.2mA	TTL TTL	Yes Yes	True
HOTE	3-state Output and Schmitt	-13	3.2MA	116	Yes	True
	Trigger Input Buffer	8	8mA	TTL	No	
HOTFU	H6TF with Pull-up Resistance	8	8mA	TTL	No	True
HETFD	H6TF with Pull-down Resistance	8	8mA	TTL	No	True True
H6CF	3-state Output and Input Buffer	8	8mA	CMOS	No	True
HICFU	H6CF with Pull-up Resistance	8	8mA	CMOS	No	True
H6CFD	H6CF with Pull-down Resistance	8	8mA	CMOS	No	True
H8TF	3-state Output and Input Buffer	9	8mA	TTL	Yes	True
H8TFU	H8TF with Pull-up Resistance	9	8mA	TTL	Yes	
H8TFD	H&TF with Pull-down Resistance	9	8mA	TTL	Yes	True
H8CF	3-state Output and Input Buffer	9	8mA	CMOS	Yes	True
H8CFU	H8CF with Pull-up Resistance	9	8mA	CMOS	Yes	True
H8CFD	H8CF with Pull-down Resistance	9	8mA	CMOS	Yes	True
Note:	While all outputs are totem-pole type, Op 3-state type outputs, which includes all b	en Drain Idirection	and Open S al buffers.			
Oscillat	or Circuits					
Unit Cell		Basic	input Logio			
Name	Description	Cells	Level			
HOC	Output Buffer for Oscillator and			·		
	Input Buffer	8	CMOS			
HOCS	Output Buffer for Oscillator and					
	Schmitt Trigger input Buffer	8	TTL			
HOCR	Output Buffer for Oscillator with					
	feedback Resistance	8	CMOS			
IT10	Input Buffer for Oscillator	0				

14

MM 3749762 0010276 8 MM



MB60xxxx

Availability Characteristics of UHB Gate Array Packages

Dual In-line Pa	ickages (Standard D	<u>)(P)</u>		T	Available
Pinout Code	Package C		Number of Vdd	Number of Vss	Number of Signal Pins
	Plastlo	Ceramio		2	13
DIP-16	DIP-16P-MO2	DIP-16C-C03	_1		
	DIP-16P-MO4				
DIP-18	DIP-18P-MO1	DIP-18C-CO1			
	DIP-18P-MO2				17
DIP-20	DIP-20P-MO2	DIP-20C-CO2		2	18
DIP-20U			1		18
DIP-22	DIP-22P-MO2	DIP-22C-C02	2	2	10
	DIP-22P-MO3			ł	20
DIP-22U			1		20
DIP-24	DIP24P-MQ1	DIP-24C-C01	2	2	20
	DIP24P-MO2			ļ	22
DIP-24U			1	1	
DIP-28	DIP-28P-M02	DIP-28C-C02	2	2	24
0.1 10	DIP-28P-M03				
DIP-28U				1	26
DIP-40	DIP-40P-M01	DIP-40C-A01	2	4	34
Direqu		DIP-40C-A02			
DIP-40U			1	1	38
DIP-400	DIP-42P-MO1	DIP-42C-A01	2	4	36
DIF-42	DIP-42P-MO2				
	DIF-421 MOL		1	1	40
DIP-42U	DIP-48P-MO1	DIP-48C-A01	2	4	42
DIP-48	DIP-48P-MO2				
	DIP-40F-WOZ		1	1	46
DIP-48U			1		
Dual In-line I	Packages (Shrink Di	P, 70 mil Pin Pito	<u>, ius</u>	-T	Avaliable
Pinout Code	Package	Code	Numbe		Number of Signal Pins
	Plastio	Ceramio	of Vdd	of Vss	
DIP-28SH			2	2	24
DIP-28SHU			1-1	<u> </u>	and the second division of the second divisio
DIP-42SH			2	4	36
DIP-42SHU					40
DIP-48SH			2	4	36
DIP-48SHU			1		46
DIP-64SH			2	4	58
DIP-64SHU			2	2	60

Subject to Change

3749762 0010277 T 🛤 23E D

> T-42-11-09 MB62xxxx FUJITSU

MB60xxxx


Availability Characteristics of UHB Gate Array Packages

Dual In-line Pac	Package Cod				Available		
Pinout Code	Plastio	Ceramic	Number of Vdd	Number of Vss	Number of Signal Pins		
DIP-22SK			2	2	18		
DIP-22SKU			1	1	20		
DIP-24SK	·····		2	2	20		
DIP-24SKU			1	1	22		
DIP-28SK			2	2	24		
DIP-28SKU			1	1	26		
Flatpack Packa	ges (Dual-Leaded)			I			
Pinout Code	Package Coc	le	Number	Number	Available Number of		
	Plastic	Ceramio	of Vdd	of Vss	Signal Pins		
FPT-16	FPT-16P-MO3		1	2	13		
FPT-16U			1	1	14		
FPT-20	FPT-20P-MO2	· · · · · · · · ·	1	2	17		
FPT-20U			1	1	18		
FPT-24	FPT-24-MO2		2	2	20		
FPT-24U			1	1	22		
FPT-28	FPT-28P-MO1		2	2	24		
FPT-28U			1	1	26		
Flatpack Packa	ges (Quad-Leaded)		LI	J			
Pinout Code	Package Cod	íe	Alimatica		Available		
Fillout Code	Plastic	Ceramio	Number of Vdd	Number of Vss	Number of Signal Pins		
FPT-44			2	4	36		
FPT-44U			2	2	40		
					42		
FPT-48	FPT-48P-MO2		2	4	46		
FPT-48 FPT-48U	FPT-48P-MO2		2	4 2	44		
	FPT-48P-MO2		_				
FPT-48U	FPT-48P-MO2		2	2	44		
FPT-48U FPT-48 *	FPT-48P-MO2 FPT-64P-MO1		2	2	44 42		
FPT-48U FPT-48 * FPT-48U *			2 2 2	2 4 2	44 42 44		
FPT-48U FPT-48 * FPT-48U * FPT-64* FPT-64U FPT-80	FPT-64P-MO1		2 2 2 2	2 4 2 4	44 42 44 58		
FPT-48U FPT-48 * FPT-48U * FPT-64* FPT-64U	FPT-84P-MO1 FPT-70P-MO1 FPT-80P-MO1		2 2 2 2 1	2 4 2 4 1	44 42 44 58 62		
FPT-48U FPT-48 * FPT-48U * FPT-64* FPT-64U FPT-80	FPT-64P-MO1 FPT-70P-MO1		2 2 2 2 1 2	2 4 2 4 1 6	44 42 44 58 62 72		
FPT-48U FPT-48 * FPT-48U * FPT-64* FPT-64U FPT-80 FPT-80U	FPT-84P-MO1 FPT-70P-MO1 FPT-80P-MO1		2 2 2 2 1 2 2 1 2 2	2 4 2 4 1 6 4	44 42 44 58 62 72 74		
FPT-48U FPT-48 * FPT-64 * FPT-64 * FPT-64U FPT-80 FPT-80U FPT-100	FPT-84P-MO1 FPT-70P-MO1 FPT-80P-MO1		2 2 2 1 2 2 1 2 2 2 2 4	2 4 2 4 1 6 4 8	44 42 44 58 62 72 74 88		
FPT-48U FPT-48 * FPT-64 * FPT-64 * FPT-64 U FPT-80 FPT-80 FPT-80 FPT-100 FPT-100U	FPT-84P-MO1 FPT-70P-MO1 FPT-80P-MO1		2 2 2 2 1 2 2 1 2 2 4 4 4	2 4 2 4 1 6 4 8 4	44 42 44 58 62 72 74 88 92		
FPT-48U FPT-48 * FPT-48U * FPT-64* FPT-64U FPT-80U FPT-80U FPT-100 FPT-100U FPT-120	FPT-84P-MO1 FPT-70P-MO1 FPT-80P-MO1		2 2 2 1 2 2 1 2 2 4 4 4 6	2 4 2 4 1 6 4 8 4 12	44 42 44 58 62 72 74 88 92 102		

* Small body size.

Subject to Change

23E D 🛤 3749762 0010278 1 🔳



83

Availability Characteristics of UHB Gate Array Packages

Pin Grid Arrays	(PGA, Thru-Hole, 10	Omll Pin Pitch)			
Pinout Code	Package Co Plastic		Number # Vdd	Number # Vss	Available Number of Signal Pins
504.64	1 103110	PGA-64C-A02	2	4	58
PGA-64 PGA-64U			2	2	60
the second s		PGA-88C-A01	4	6	78
PGA-88			4	4	80
PGA-135			8	12	115
			4	8	127
PGA-1350			8	16	155
PGA-179			8		163
PGA-179U			12	18	178
PGA-208			16	20	220
PGA-256					
Flatpack Packa	ges (Dual-Leaded)				
Pinout Code	Package C		Number	Number of Vss	Avaliable Number of Signal Pins
	Plastic	Ceramic	of Vdd		24
LCC-28		LCC-28C-A02	2	2	24
LCC-28U			1	4	42
LCC-48		LCC-48C-A01	2	4	42
LCC-48U			1		58
LCC-64		LCC-64C-A01		4	60
LCC-64U			2	2	62
LCC-68			2	4	64
LCC-68U		<u> </u>	2	2	74
LCC-84			4	6	74
LCC-84U			3	4	<u> </u>
Plastic Leaded	Chip Carriers (PLC)	cs, 50mil Pitch)		
Pinout Code	Package C	ode	Number	Number of Vss	Available Number of Signal Pins
	Plastic	Ceramio	of Vdd	2	24
PLCC-28	LCC-28P-M01		2	2	24
PLCC-28U			1		38
PLCC-44	LCC-44P-MO1		2	4	41
PLCC-44U			1	4	62
PLCC-68	LCC-68P-M01		2	4	64
PLCC-68U			2	6	74
PLCC-84	LCC-84P-M01		4	4	78
PLCC-84U			2	4	1 10

Subject to Change

23E D 🗰 3749762 0010279 3 💼

T-42-11-09

1.

MB62xxxx FUJITSU

MB60xxxx

PACKAGE AVAILABILITY

PACKAGE OPTIONS

		C-3 UI	C-330 C-530 UHB UHB		C-830 UHB		C-1200 UHB		C-1700 UHB		C-2200 UHB		C-3000 UHB		C-4100 UHB		C-6000 UHB						
		C	Ъ	О	P	С	٩	О	Ρ	C	D.	С	P	С	Р	С	Ρ	C	Р	С	Р	С	P
DIP	16 18 20 22 24 28 40 42 48	••••	• • • • • • •	••••		••••	• • • • •		••••	•	• • •	•	•	•	• • • •		•		•				_
SDIP (SHRINK)	28 42 48 64	•	•••	•	•••••••••••••••••••••••••••••••••••••••	•	••••	•	•	•	••••	٠	•••		•		•		•				
SKDIP (SKINNY)	22 24 28		•		•																		
FPT with leads on two sides of the package	16 20 24 28		••••		•		•		•														
FPT with leads on four sides of the package	44 48 64 80 100 120 160		•••		•	•	•	•	• • • •	•	•	•	•		•	•		•	•	0 0 •	•	00	0
PLCC	28 44 68 84		••••		•		:		:		•		•		:		•		:				
PGA	64 88 135 179 208 256	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	* * * *	•	• • • •	•	•	
LCC	28 48 64 68 84	•		•••••••••••••••••••••••••••••••••••••••		•••••		•		•		•		•		•		•	-	•			

C = Ceramio P = Plastic


•: available now o: under development


* = 48-pin FPT, smaller than the other 48 FPT

.

T-42-11-09


PACKAGE DEMENSIONS






T-42-11-09

PACKAGE DEMENSIONS (Continued)






MB62xxxx FUJITSU

T-42-11-09

MB60xxxx

PACKAGE DEMENSIONS (Continued)



This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.