UHF ASK/FSK Receiver

Description

The U3742BM is a multi-chip PLL receiver device supplied in an SO20 package. It has been specially developed for the demands of RF low-cost data transmission systems with data rates from 1 kBaud to 10 kBaud (1 kBaud to 3.2 kBaud for FSK) in Manchester or Biphase code. The receiver is well suited to operate with the TEMIC Semiconductors' PLL RF transmitter IC U2741B. Its main applications in the area of wireless control applications are telemetering, security technology, tire-pressure metering and keyless-entry systems. It can be used in the frequency receiving range of f_0 = 300 MHz to 450 MHz for ASK or FSK data transmission. All the statements made below refer to 433.92-MHz and 315-MHz applications.

Features

- Minimal external circuitry requirements, no RF components on the PC board except matching to the receiver antenna
- High sensitivity, especially at low data rates
- Sensitivity reduction possible even while receiving
- Fully integrated VCO
- Low power consumption due to configurable self polling with a programmable timeframe check
- Supply voltage 4.5 V to 5.5 V, operating temperature range –40°C to 105°C
- Single-ended RF input for easy adaptation to λ/4 antenna or printed antenna on PCB
- Low-cost solution due to high integration level
- ESD protection according to MIL-STD. 883 (4KV HBM)
- High image frequency suppression due to 1 MHz IF in conjunction with a SAW front-end filter. Up to 40 dB is thereby achievable with newer SAWs.
- Communication to µC possible via a single, bi-directional data line
- Power management (polling) is also possible by means of a separate pin via the µC
- Distinguishing the signal strength of several transmitters via RSSI (**R**eceived **S**ignal **S**trength **I**ndicator) output

System Block Diagram



Figure 1. System block diagram

Ordering Information

Extended Type Number	Package	Remarks
U3742BM-M3FL	SO20	Tube
U3742BM-M3FLG3	SO20	Taped and reeled

Pin Description



Figure 2. Pinning SO20

Pin	Symbol	Function
1	SENS	Sensitivity-control resistor
2	FSK/ASK	Selecting FSK/ASK Low: FSK, High: ASK
3	CDEM	Lower cut-off frequency of the data filter
4	AVCC	Analog power supply
5	AGND	Analog ground
6	DGND	Digital ground
7	MIXVCC	Power supply mixer
8	LNAGND	High-frequency ground LNA and mixer
9	LNA_IN	RF input
10	n.c.	Not connected
11	LFVCC	Power supply VCO
12	LF	Loop filter
13	LFGND	Ground VCO
14	XTO	Crystal oscillator
15	DVCC	Digital power supply
16	MODE	Selecting 433.92 MHz /315 MHz Low: 4.90625 MHz (USA) High: 6.76438 (Europe)
17	RSSI	Output of the RSSI amplifier
18	TEST	Test pin, during operation at GND
19	ENABLE	Enables the polling mode Low: polling mode off (sleep mode) H: polling mode on (active mode)
20	DATA	Data output / configuration input

Block Diagram



Figure 3. Block diagram

RF Front End

The RF front end of the receiver is a heterodyne configuration that converts the input signal into a 1-MHz IF signal. According to figure 3, the front end consists of an LNA (low noise amplifier), LO (local oscillator), a mixer and RF amplifier.

The LO generates the carrier frequency for the mixer via a PLL synthesizer. The XTO (crystal oscillator) generates the reference frequency f_{XTO}. The VCO (voltage-controlled oscillator) generates the drive voltage frequency f_{LO} for the mixer. f_{LO} is dependent on the voltage at Pin LF. f_{LO} is divided by factor 64. The divided frequency is compared to f_{XTO} by the phase frequency detector. The current output of the phase frequency detector is connected to a passive loop filter and thereby generates the control voltage V_{LF} for the VCO. By means of that configuration, V_{LF} is controlled in a way that $f_{LO}/64$ is equal to f_{XTO}. If f_{LO} is determined, f_{XTO} can be calculated using the following formula:

$$f_{XTO} = f_{LO}/64$$

The XTO is a one-pin oscillator that operates at the series resonance of the quartz crystal. According to figure 4, the crystal should be connected to GND via a capacitor CL. The value of that capacitor is recommended by the crystal supplier. The value of CL should be optimized for the individual board layout to achieve the exact value of f_{XTO} and hereby of f_{LO}. When designing the system in terms of receiving bandwidth, the accuracy of the crystal and the XTO must be considered.



Figure 4. PLL peripherals

The passive loop filter connected to Pin LF is designed for a loop bandwidth of BLoop = 100 kHz. This value for BLoop exhibits the best possible noise performance of the LO. Figure 4 shows the appropriate loop filter components to achieve the desired loop bandwidth. If the filter components are changed for any reason, please note that the maximum capacitive load at Pin LF is limited. If the capacitive load is exceeded, a bitcheck may no longer be possible since f_{LO} cannot settle in time before the bitcheck starts to evaluate the incoming data stream. Self polling does therefore also not work in that case.

f_{LO} is determined by the RF input frequency f_{RF} and the IF frequency f_{IF} using the following formula:

$$f_{LO} = f_{RF} - f_{IF}$$

To determine f_{LO}, the construction of the IF filter must be considered at this point. The nominal IF frequency is f_{IF} = 1 MHz. To achieve a good accuracy of the filter's corner frequencies, the filter is tuned by the crystal frequency f_{XTO}. This means that there is a fixed relation between f_{IF} and f_{LO}, that depends on the logic level at pin mode. This is described by the following formulas:

$$\text{MODE} = 0\ (\text{USA})\ f_{IF} = \frac{f_{LO}}{314}$$

$$\text{MODE} = 1\ (\text{Europe})\ f_{IF} = \frac{f_{LO}}{432.92}$$

The relation is designed to achieve the nominal IF frequency of f_{IF} = 1 MHz for most applications. For applications where f_{RF} = 315 MHz, MODE must be set to '0'. In the case of f_{RF} = 433.92 MHz, MODE must be set to '1'. For other RF frequencies, f_{IF} is not equal to 1 MHz. f_{IF} is then dependent on the logical level at Pin MODE and on f_{RF}. Table 1 summarizes the different conditions.

The RF input either from an antenna or from a generator must be transformed to the RF input Pin LNA_IN. The input impedance of that pin is provided in the electrical parameters. The parasitic board inductances and capacitances also influence the input matching. The RF receiver U3742BM exhibits its highest sensitivity at the best signal-to-noise ratio in the LNA. Hence, noise matching is the best choice for designing the transformation network.

A good practice when designing the network is to start with power matching. From that starting point, the values of the components can be varied to some extent to achieve the best sensitivity.

If a SAW is implemented into the input network, a mirror frequency suppression of ΔP_{Ref} = 40 dB can be achieved. There are SAWs available that exhibit a notch at Δf = 2 MHz. These SAWs work best for an intermediate frequency of IF = 1 MHz. The selectivity of the receiver is also improved by using a SAW. In typical automotive applications, a SAW is used.

Figure 5 shows a typical input matching network for f_{RF} = 315 MHz and f_{RF} = 433.92 MHz using a SAW. Figure 6 illustrates an according input matching to 50 Ω without a SAW. The input matching networks shown in figure 6 are the reference networks for the parameters given in the electrical characteristics.

Table 1. Calculation of LO and IF frequency

Conditions	Local Oscillator Frequency	Intermediate Frequency
f_{RF} = 315 MHz, MODE = 0	f_{LO} = 314 MHz	f_{IF} = 1 MHz
f_{RF} = 433.92 MHz, MODE = 1	f_{LO} = 432.92 MHz	f_{IF} = 1 MHz
300 MHz < f_{RF} < 365 MHz, MODE = 0	$f_{LO} = \frac{f_{RF}}{1 + \frac{1}{314}}$	$f_{IF} = \frac{f_{LO}}{314}$
365 MHz < f_{RF} < 450 MHz, MODE = 1	$f_{LO} = \frac{f_{RF}}{1 + \frac{1}{432.92}}$	$f_{IF} = \frac{f_{LO}}{432.92}$



Figure 5. Input matching network with SAW filter



Figure 6. Input matching network without SAW filter

Please note that for all coupling conditions (see figures 5 and 6), the bond wire inductivity of the LNA ground is compensated. C3 forms a series resonance circuit together with the bond wire. L = 25 nH is a feed inductor to establish a DC path. Its value is not critical but must be large enough not to detune the series resonance circuit. For cost reduction, this inductor can be easily printed on the PCB. This configuration improves the sensitivity of the receiver by about 1 dB to 2 dB.

Analog Signal Processing

IF Amplifier

The signals coming from the RF front end are filtered by the fully integrated 4th-order IF filter. The IF center frequency is f_{IF} = 1 MHz for applications where f_{RF} = 315 MHz or f_{RF} = 433.92 MHz is used. For other RF input frequencies, refer to table 1 to determine the center frequency.

The receiver U3742BM - M3 employs an IF bandwidth of B_{IF} = 600 kHz and can be used together with the U2741B in FSK and ASK mode.

RSSI Amplifier

The subsequent RSSI amplifier enhances the output signal of the IF amplifier before it is fed into the demodulator. The dynamic range of this amplifier is DR_{RSSI} = 60 dB. If the RSSI amplifier is operated within its linear range, the best S/N ratio is maintained in ASK mode. If the dynamic range is exceeded by the transmitter signal, the S/N ratio is defined by the ratio of the maximum RSSI output voltage and the RSSI output voltage

due to a disturber. The dynamic range of the RSSI amplifier is exceeded if the RF input signal is about 60 dB higher compared to the RF input signal at full sensitivity.

In FSK mode, the S/N ratio is not affected by the dynamic range of the RSSI amplifier.

The output voltage of the RSSI amplifier is internally compared to a threshold voltage V_{Th_red}. V_{Th_red} is determined by the value of the external resistor R_{Sense}. R_{Sense} is connected between Pin SENS and GND or V_S. The output of the comparator is fed into the digital control logic. By this means it is possible to operate the receiver at a lower sensitivity.

Pin RSSI

The output voltage of the RSSI amplifier (V_{RSSI}) is available at Pin RSSI. Using the RSSI output signal, the signal strength of different transmitters can be distinguished. The usable input-power range P_{Ref} is –100 dBm to –55 dBm. The temperature coefficient T_C of V_{RSSI} is typically –2.2 mV/K. Due to T_C and gain tolerance, it is not possible to find out the absolute level of each transmitter, but the level differences can be used to distinguish several transmitters. As illustrated in figure 8, the RSSI output voltage is not constant over the temperature range. Figure 7 illustrates an application that realizes a temperature compensation of V_{RSSI}.



Figure 7. Temperature compensation of V_{RSSI}



Figure 8. RSSI characteristic

If R_{Sense} is connected to V_S, the receiver operates at a lower sensitivity. The reduced sensitivity is defined by the value of R_{Sense}, the maximum sensitivity by the signal-to-noise ratio of the LNA input. The reduced sensitivity is dependent on the signal strength at the output of the RSSI amplifier.

Since different RF input networks may exhibit slightly different values for the LNA gain, the sensitivity values given in the electrical characteristics refer to a specific input matching. This matching is illustrated in figure 6 and exhibits the best possible sensitivity.

R_{Sense} can be connected to V_S or GND via a µC. The receiver can be switched from full sensitivity to reduced sensitivity or vice versa at any time. In polling mode, the receiver will not wake up if the RF input signal does not exceed the selected sensitivity. If the receiver is already active, the data stream at Pin DATA will disappear when the input signal is lower than defined by the reduced sensitivity. Instead of the data stream, the pattern according to figure 9 is issued at Pin DATA to indicate that the receiver is still active.



Figure 9. Steady L state limited DATA output pattern

FSK/ASK Demodulator and Data Filter

The signal coming from the RSSI amplifier is converted into the raw data signal by the ASK/FSK demodulator. The operating mode of the demodulator is set via Pin ASK/FSK. Logic ‘L’ sets the demodulator to FSK, Logic ‘H’ sets it into ASK mode.

In ASK mode, an automatic threshold control circuit (ATC) is employed to set the detection reference voltage

to a value where a good signal-to-noise ratio is achieved. This circuit also implies the effective suppression of any kind of inband noise signals or competing transmitters. If the S/N ratio exceeds 10 dB, the data signal can be detected properly.

The FSK demodulator is intended to be used for an FSK deviation of $\Delta f \geq 20$ kHz. Lower values may be used but the sensitivity of the receiver is reduced in that condition. The minimum usable deviation is dependent on the selected baudrate. In FSK mode, only BR_Range0 and BR_Range1 are available. In FSK mode, the data signal can be detected if the S/N Ratio exceeds 2 dB.

The output signal of the demodulator is filtered by the data filter before it is fed into the digital signal processing circuit. The data filter improves the S/N ratio as its passband can be adopted to the characteristics of the data signal. The data filter consists of a 1st-order highpass and a 1st-order lowpass filter.

The highpass filter cut-off frequency is defined by an external capacitor connected to Pin CDEM. The cut-off frequency of the highpass filter is defined by the following formula:

$$\text{fcu\_DF} = \frac{1}{2 \times \pi \times 30\,\text{k}\Omega \times \text{CDEM}}$$

In self-polling mode, the data filter must settle very rapidly to achieve a low current consumption. Therefore, CDEM cannot be increased to very high values if self polling is used. On the other hand, CDEM must be large enough to meet the data filter requirements according to the data signal. Recommended values for CDEM are given in the electrical characteristics. The values are slightly different for ASK and FSK mode.

The cut-off frequency of the lowpass filter is defined by the selected baudrate range (BR_Range). BR_Range is defined in the OPMODE register (refer to chapter 'Configuration of the Receiver'). BR_Range must be set in accordance to the used baudrate.

The U3742BM is designed to operate with data coding where the DC level of the data signal is 50%. This is valid for Manchester and Biphase coding. If other modulation schemes are used, the DC level should always remain within the range of V_{DC_min} = 33% and V_{DC_max} = 66%. The sensitivity may be reduced by up to 1.5 dB in that condition.

Each BR_Range is also defined by a minimum and a maximum edge-to-edge time (t_{ee_sig}). These limits are defined in the electrical characteristics. They should not be exceeded to maintain full sensitivity of the receiver.

Receiving Characteristics

The RF receiver U3742BM can be operated with and without a SAW front end filter. In a typical automotive application, a SAW filter is used to achieve better selectivity. The selectivity with and without a SAW front end filter is illustrated in figure 10. This example relates to ASK mode. FSK mode exhibit similar behavior. Note that the mirror frequency is reduced by 40 dB. The plots are printed relatively to the maximum sensitivity. If a SAW filter is used, an insertion loss of about 4 dB must be considered.

When designing the system in terms of receiving bandwidth, the LO deviation must be considered as it also determines the IF center frequency. The total LO deviation is calculated to be the sum of the deviation of the crystal and the XTO deviation of the U3742BM. Low-cost crystals are specified to be within ±100 ppm. The XTO deviation of the U3742BM is an additional deviation due to the XTO circuit. This deviation is specified to be ±30 ppm. If a crystal of ±100 ppm is used, the total deviation is ±130 ppm in that case. Note that the receiving bandwidth and the IF-filter bandwidth are equivalent in ASK mode but not in FSK mode.



Figure 10. Receiving frequency response

Polling Circuit and Control Logic

The receiver is designed to consume less than 1 mA while being sensitive to signals from a corresponding transmitter. This is achieved via the polling circuit. This circuit enables the signal path periodically for a short time. During this time the bitcheck logic verifies the presence of a valid transmitter signal. Only if a valid signal is detected the receiver remains active and transfers the data to the connected µC. If there is no valid signal present, the receiver is in sleep mode most of the time resulting in low current consumption. This condition is called polling mode. A connected µC is disabled during that time.

All relevant parameters of the polling logic can be configured by the connected µC. This flexibility enables the user to meet the specifications in terms of current consumption, system response time, data rate etc.

Regarding the number of connection wires to the µC, the receiver is very flexible. It can be either operated by a single bi-directional line to save ports to the connected µC. Or it can be operated by up to three uni-directional ports.

Basic Clock Cycle of the Digital Circuitry

The complete timing of the digital circuitry and the analog filtering is derived from one clock. According to figure 11, this clock cycle T_{Clk} is derived from the crystal oscillator (XTO) in combination with a divider. The division factor is controlled by the logical state at Pin MODE. According to chapter 'RF Front End', the frequency of the crystal oscillator (f_{XTO}) is defined by the RF input signal (f_{RFin}) which also defines the operating frequency of the local oscillator (f_{LO}).



Figure 11. Generation of the basic clock cycle

Pin MODE can now be set in accordance with the desired clock cycle T_{Clk}. T_{Clk} controls the following application-relevant parameters:

- Timing of the polling circuit including bitcheck
- Timing of the analog and digital signal processing
- Timing of the register programming
- Frequency of the reset marker
- IF filter center frequency (f_{IF0})

Most applications are dominated by two transmission frequencies: f_{Send} = 315 MHz is mainly used in USA, f_{Send} = 433.92 MHz in Europe. In order to ease the usage of all T_{Clk}-dependent parameters, the electrical characteristics display three conditions for each parameter.

- Application USA
  (f_{XTO} = 4.90625 MHz, MODE = L, T_{Clk} = 2.0383 µs)
- Application Europe
  (f_{XTO} = 6.76438 MHz, MODE = H, T_{Clk} = 2.0697 µs)
- Other applications
  (T_{Clk} is dependent on f_{XTO} and on the logical state of Pin MODE. The electrical characteristic is given as a function of T_{Clk}).

The clock cycle of some function blocks depends on the selected baud rate range (BR_Range) which is defined in the OPMODE register. This clock cycle T_{XClk} is defined by the following formulas for further reference:

BR_Range = BR_Range0: $T_{XClk} = 8 \times T_{Clk}$
BR_Range1: $T_{XClk} = 4 \times T_{Clk}$
BR_Range2: $T_{XClk} = 2 \times T_{Clk}$
BR_Range3: $T_{XClk} = 1 \times T_{Clk}$

Polling Mode

According to figure 13, the receiver stays in polling mode in a continuous cycle of three different modes. In sleep mode, the signal processing circuitry is disabled for the time period T_{Sleep} while consuming low current of $I_S = I_{Soff}$. During the start-up period, $T_{Startup}$, all signal processing circuits are enabled and settled. In the following bitcheck mode, the incoming data stream is analyzed bit by bit contra a valid transmitter signal. If no valid signal is present, the receiver is set back to sleep mode after the period $T_{Bitcheck}$. This period varies check by check as it is a statistical process. An average value for $T_{Bitcheck}$ is given in the electrical characteristics. During $T_{Startup}$ and $T_{Bitcheck}$ the current consumption is $I_S = I_{Son}$. The average current consumption in polling mode is dependent on the duty cycle of the active mode and can be calculated as:

$$I_{Spoll} = \frac{I_{Soff} \times T_{Sleep} + I_{Son} \times (T_{Startup} + T_{Bitcheck})}{T_{Sleep} + T_{Startup} + T_{Bitcheck}}$$

During T_{Sleep} and $T_{Startup}$, the receiver is not sensitive to a transmitter signal. To guarantee the reception of a transmitted command, the transmitter must start the telegram with an adequate preburst. The required length of the preburst is dependent on the polling parameters T_{Sleep}, $T_{Startup}$, $T_{Bitcheck}$ and the startup time of a connected µC ($T_{Start,\mu C}$). $T_{Bitcheck}$ thus depends on the actual bitrate and the number of bits ($N_{Bitcheck}$) to be tested.

The following formula indicates how to calculate the preburst length.

$$T_{Preburst} \geq T_{Sleep} + T_{Startup} + T_{Bitcheck} + T_{Start\_\mu C}$$

Sleep Mode

The length of period T_{Sleep} is defined by the 5-bit word Sleep of the OPMODE register, the extension factor XSleep, according to table 8, and the basic clock cycle T_{Clk}. It is calculated to be:

$$T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk}$$

In US- and European applications, the maximum value of T_{Sleep} is about 60 ms if XSleep is set to 1. The time resolution is about 2 ms in that case. The sleep time can be extended to almost half a second by setting XSleep to 8. XSleep can be set to 8 by bit $XSleep_{Std}$ or by bit $XSleep_{Temp}$ resulting in a different mode of action as described below:

$XSleep_{Std}$ = 1 implies the standard extension factor. The sleep time is always extended.

$XSleep_{Temp}$ = 1 implies the temporary extension factor. The extended sleep time is used as long as every bitcheck is OK. If the bitcheck fails once, this bit is set back to 0 automatically resulting in a regular sleep time. This functionality can be used to save current in presence of a modulated disturber similar to an expected transmitter signal. The connected µC is activated rarely in that condition. If the disturber disappears, the receiver switches back to regular polling and is again sensitive to appropriate transmitter signals.

According to table 7, the highest register value of Sleep sets the receiver into a permanent sleep condition. The receiver remains in that condition until another value for Sleep is programmed into the OPMODE register. This function is desirable where several devices share a single data line.

Bitcheck Mode

In bitcheck mode, the incoming data stream is examined to distinguish between a valid signal from a corresponding transmitter and signals due to noise. This is done by subsequent time frame checks where the distances between 2 signal edges are continuously compared to a programmable time window. The maximum count of this edge-to-edge tests before the receiver switches to receiving mode is also programmable.

Configuring the Bitcheck

Assuming a modulation scheme that contains 2 edges per bit, two time frame checks are verifying one bit. This is valid for Manchester, Biphase and most other modulation schemes. The maximum count of bits to be checked can be set to 0, 3, 6 or 9 bits via the variable $N_{Bitcheck}$ in the OPMODE register. This implies 0, 6, 12 and 18 edge-to-edge checks respectively. If $N_{Bitcheck}$ is set to a higher value, the receiver is less likely to switch to receiving mode due to noise. In the presence of a valid transmitter signal, the bitcheck takes less time if $N_{Bitcheck}$ is set to a lower value. In polling mode, the bitcheck time is not dependent on $N_{Bitcheck}$. Figure 11 shows an example where 3 bits are tested successfully and the data signal is transferred to Pin DATA.

According to figure 12, the time window for the bitcheck is defined by two separate time limits. If the edge-to-edge time t_{ee} is in between the lower bitcheck limit T_{Lim_min} and the upper bitcheck limit T_{Lim_max}, the check will be continued. If t_{ee} is smaller than T_{Lim_min} or t_{ee} exceeds T_{Lim_max}, the bitcheck will be terminated and the receiver switches to sleep mode.



Figure 12. Valid time window for bitcheck

For best noise immunity it is recommended to use a low span between T_{Lim_min} and T_{Lim_max}. This is achieved using a fixed frequency at a 50% duty cycle for the transmitter preburst. A ‘11111...’ or a ‘10101...’ sequence in Manchester or Biphase is a good choice concerning that advice. A good compromise between receiver sensitivity and susceptibility to noise is a time window of ± 25% regarding the expected edge-to-edge time t_{ee}. Using pre-burst patterns that contain various edge-to-edge time periods, the bitcheck limits must be programmed according to the required span.

The bitcheck limits are determined by means of the formula below:

$T_{Lim\_min} = Lim\_min \times T_{XClk}$
$T_{Lim\_max} = (Lim\_max - 1) \times T_{XClk}$

Lim_min and Lim_max are defined by a 5-bit word each within the LIMIT register.

Using above formulas, Lim_min and Lim_max can be determined according to the required T_{Lim_min}, T_{Lim_max} and T_{XClk}. The time resolution when defining T_{Lim_min} and T_{Lim_max} is T_{XClk}. The minimum edge-to-edge time t_{ee} ($t_{DATA\_L\_min}$, $t_{DATA\_H\_min}$) is defined according to the chapter ‘Receiving Mode’. Due to this, the lower limit should be set to Lim_min ≥ 10. The maximum value of the upper limit is Lim_max = 63.



Sleep: 5-bit word defined by Sleep0 to Sleep4 in OPMODE register

X_{Sleep}: Extension factor defined by $XSleep_{Std}$ and $XSleep_{Temp}$ according to table 8

T_{Clk}: Basic clock cycle defined by f_{XTO} and Pin MODE

$T_{Startup}$: Is defined by the selected baud rate range and T_{Clk}. The baud rate range is defined by Baud0 and Baud1 in the OPMODE register.

$T_{Bitcheck}$: Depends on the result of the bitcheck

If the bitcheck is ok, $T_{Bitcheck}$ depends on the number of bits to be checked ($N_{Bitcheck}$) and on the utilized data rate.

If the bitcheck fails, the average time period for that check depends on the selected baud rate range and on T_{Clk}. The baud rate range is defined by Baud0 and Baud1 in the OPMODE register.

Figure 13. Polling mode flow chart



Figure 14. Timing diagram for complete successful bitcheck



Figure 15. Timing diagram during bitcheck



Figure 16. Timing diagram for failed bitcheck (condition: CV_Lim < Lim_min)



Figure 17. Timing diagram for failed bitcheck (condition: CV_Lim ≥ Lim_max)

Figures 15, 16 and 17 illustrate the bitcheck for the default bitcheck limits Lim_min = 14 and Lim_max = 24. When the IC is enabled, the signal processing circuits are enabled during $T_{Startup}$. The output of the ASK/ FSK demodulator (Dem_out) is undefined during that period. When the bitcheck becomes active, the bitcheck counter is clocked with the cycle T_{XClk}.

Figure 15 shows how the bitcheck proceeds if the bitcheck counter value CV_Lim is within the limits defined by Lim_min and Lim_max at the occurrence of a signal edge. In figure 16, the bitcheck fails as the value CV_lim is lower than the limit Lim_min. The bitcheck also fails if CV_Lim reaches Lim_max. This is illustrated in figure 17.

Duration of the Bitcheck

If no transmitter signal is present during the bitcheck, the output of the ASK/ FSK demodulator delivers random signals. The bitcheck is a statistical process and $T_{Bitcheck}$ varies for each check. Therefore, an average value for $T_{Bitcheck}$ is given in the electrical characteristics. $T_{Bitcheck}$ depends on the selected baudrate range and on T_{Clk}. A higher baudrate range causes a lower value for $T_{Bitcheck}$ resulting in a lower current consumption for polling mode.

In the presence of a valid transmitter signal, $T_{Bitcheck}$ is dependant on the frequency of that signal, f_{Sig} and the count of the checked bits, $N_{Bitcheck}$. A higher value for $N_{Bitcheck}$ thereby results in a longer period for $T_{Bitcheck}$ re-

quiring a higher value for the transmitter pre-burst $T_{Preburst}$.

Receiving Mode

If the bitcheck has been successful for all bits specified by $N_{Bitcheck}$, the receiver switches to receiving mode. According to figure 14, the internal data signal is switched to Pin DATA in that case. A connected µC can be woken up by the negative edge at Pin DATA. The receiver stays in that condition until it is switched back to polling mode explicitly.

Digital Signal Processing

The data from the ASK/ FSK demodulator (Dem_out) is digitally processed in different ways and as a result converted into the output signal data. This processing depends on the selected baudrate range (BR_Range). Figure 18 illustrates how Dem_out is synchronized by the extended clock cycle T_{XClk}. This clock is also used for the Bitcheck counter. Data can change its state only after T_{XClk} elapsed. The edge-to-edge time period t_{ee} of the Data signal as a result is always an integral multiple of T_{XClk}.

The minimum time period between two edges of the data signal is limited to $t_{ee} \geq T_{DATA\_min}$. This implies an efficient suppression of spikes at the DATA output. At the same time, it limits the maximum frequency of edges at DATA. This eases the interrupt handling of a connected µC. T_{DATA_min} is to some extent affected by the preceding edge-to-edge time interval t_{ee} as illustrated in figure 19. If t_{ee} is in between the specified bitcheck limits, the following level is frozen for the time period T_{DATA_min} = tmin1, in case of t_{ee} being outside that bitcheck limits T_{DATA_min} = tmin2 is the relevant stable time period.

The maximum time period for DATA to be Low is limited to $T_{DATA\_L\_max}$. This function ensures a finite response time during programming or switching off the receiver via Pin DATA. $T_{DATA\_L\_max}$ is thereby longer than the maximum time period indicated by the transmitter data stream. Figure 20 gives an example where Dem_out remains Low after the receiver is in receiving mode.



Figure 18. Synchronization of the demodulator output



Figure 19. Debouncing of the demodulator output



Figure 20. Steady L state limited DATA output pattern after transmission

After the end of a data transmission, the receiver remains active and random noise pulses appear at Pin DATA. The edge-to-edge time period t_{ee} of the majority of these noise pulses is equal to or slightly higher than T_{DATA_min}.

Switching the Receiver Back to Sleep Mode

The receiver can be set back to polling mode via Pin DATA or via Pin ENABLE.

When using Pin DATA, this pin must be pulled to Low for the period t1 by the connected µC. Figure 21 illustrates the timing of the OFF command (see also figure 25). The minimum value of t1 depends on BR_Range. The maximum value for t1 is not limited but it is recommended not to exceed the specified value to prevent erasing the reset marker. This item is explained in more detail in the chapter 'Configuration of the Receiver'. Setting the receiver to sleep mode via DATA is achieved by programming bit 1 of the OPMODE register to be '1'. Only one sync pulse (t3) is issued.

The duration of the OFF command is determined by the sum of t1, t2 and t10. After the OFF command, the sleep time T_{Sleep} elapses. Note that the capacitive load at Pin DATA is limited. The resulting time constant τ together with an optional external pull-up resistor may not be exceeded to ensure proper operation.

If the receiver is set to polling mode via Pin ENABLE, an 'L' pulse (T_{Doze}) must be issued at that pin. Figure 22 illustrates the timing of that command. After the positive edge of this pulse, the sleep time T_{Sleep} elapses. The receiver remains in sleep mode as long as ENABLE is held to 'L'. If the receiver is polled exclusively by a µC, T_{Sleep} can be programmed to 0 to enable a instantaneous response time. This command is the faster option than via Pin DATA at the cost of an additional connection to the µC.



Figure 21. Timing diagram of the OFF-command via Pin DATA



Figure 22. Timing diagram of the OFF-command via Pin ENABLE

Configuration of the Receiver

The U3742BM receiver is configured via two 12-bit RAM registers called OPMODE and LIMIT. The registers can be programmed by means of the bi-directional DATA port. If the register contents have changed due to a voltage drop, this condition is indicated by a certain output pattern called reset marker (RM). The receiver must be reprogrammed in that case. After a power-on reset (POR), the registers are set to default mode. If the receiver is operated in default mode, there is no need to program the registers.

Table 3 shows the structure of the registers. According to table 2, bit 1 defines if the receiver is set back to polling mode via the OFF command, (see chapter 'Receiving Mode') or if it is programmed. Bit 2 represents the register address. It selects the appropriate register to be programmed.

Table 2. Effect of Bit 1 and Bit 2 in programming the registers

Bit 1	Bit 2	Action
1	x	The receiver is set back to polling mode (OFF command)
0	1	The OPMODE register is programmed
0	0	The LIMIT register is programmed

Table 4 and the following illustrate the effect of the individual configuration words. The default configuration is highlighted for each word.

BR_Range sets the appropriate baud rate range. At the same time it defines XLim. XLim is used to define the bitcheck limits T_{Lim_min} and T_{Lim_max} as shown in table 4.

Table 3. Effect of the configuration words within the registers

Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14
OFF command													
1													
OPMODE register													
0	1	BR_Range		$N_{Bitcheck}$		Reserved	Sleep					XSleep	
0	1	Baud1	Baud0	BitChk1	BitChk0	—	Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	$X_{Sleep\ Std}$	$X_{Sleep\ Temp}$
(Default)		0	0	1	0	0	0	1	0	1	1	0	0
LIMIT register													
0	0	Lim_min						Lim_max					
0	0	Lim_min5	Lim_min4	Lim_min3	Lim_min2	Lim_min1	Lim_min0	Lim_max5	Lim_max4	Lim_max3	Lim_max2	Lim_max1	Lim_max0
(Default)		0	0	1	1	1	0	0	1	1	0	0	0

Table 4. Effect of the configuration word BR_Range

BR_Range		Baudrate Range / Extension Factor for Bitcheck Limits (XLim)
Baud1	Baud0	
0	0	BR_Range0 (application USA / Europe: BR_Range0 = 1.0 kBaud to 1.8 kBaud) (Default) XLim = 8 (Default)
0	1	BR_Range1 (application USA / Europe: BR_Range1 = 1.8 kBaud to 3.2 kBaud) XLim = 4
1	0	BR_Range2 (application USA / Europe: BR_Range2 = 3.2 kBaud to 5.6 kBaud) XLim = 2
1	1	BR_Range3 (Application USA / Europe: BR_Range3 = 5.6 kBaud to 10 kBaud) XLim = 1

Table 5. Effect of the configuration word $N_{Bitcheck}$

$N_{Bitcheck}$		Number of Bits to be Checked
BitChk1	BitChk0	
0	0	0
0	1	3
1	0	6 (Default)
1	1	9

Table 6. Effect of the configuration Bit Reserved

reserved Bit	No Function (Reserved for Future Use)
0	(Default)
1	

Table 7. Effect of the configuration word Sleep

Sleep					Start Value for Sleep Counter (T_{Sleep} = Sleep × Xsleep × 1024 × T_{Clk})
Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	
0	0	0	0	0	0 (Receiver is continuously polling until a valid signal occurs)
0	0	0	0	1	1 (T_{Sleep} ≈ 2ms for XSleep =1 in US- / European applications)
0	0	0	1	0	2
0	0	0	1	1	3
.	.	.	.	.	.
.	.	.	.	.	.
.	.	.	.	.	.
0	1	0	1	1	11 (USA: T_{Sleep} = 22.96 ms, Europe: T_{Sleep} = 23.31 ms) (Default)
.	.	.	.	.	.
.	.	.	.	.	.
.	.	.	.	.	.
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31 (Permanent sleep mode)

Table 8. Effect of the configuration word XSleep

XSleep		Extension Factor for Sleep Time (T_{Sleep} = Sleep × Xsleep × 1024 × T_{Clk})
$XSleep_{Std}$	$XSleep_{Temp}$	
0	0	1 (Default)
0	1	8 (XSleep is reset to 1 if bitcheck fails once)
1	0	8 (XSleep is set permanently)
1	1	8 (XSleep is set permanently)

Table 9. Effect of the configuration word Lim_min

Lim_min						Lower Limit Value for Bitcheck
Lim_min < 10 is not applicable						(T_{Lim_min} = Lim_min × XLim × T_{Clk})
0	0	1	0	1	0	10
0	0	1	0	1	1	11
0	0	1	1	0	0	12
0	0	1	1	0	1	13
0	0	1	1	1	0	14 (Default) (USA: T_{Lim_min} = 228 µs, Europe: T_{Lim_min} = 232 µs)
.	.	.	.	.	.	
.	.	.	.	.	.	
.	.	.	.	.	.	
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Table 10. Effect of the configuration word Lim_max

Lim_max						Upper Limit Value for Bitcheck
Lim_max < 12 is not applicable						(T_{Lim_max} = (Lim_max –1) × XLim × T_{Clk})
0	0	1	1	0	0	12
0	0	1	1	0	1	13
0	0	1	1	1	0	14
.	.	.	.	.	.	
.	.	.	.	.	.	
.	.	.	.	.	.	
0	1	1	0	0	0	24 (Default) (USA: T_{Lim_max} = 375 µs, Europe: T_{Lim_max} = 381 µs)
.	.	.	.	.	.	
.	.	.	.	.	.	
.	.	.	.	.	.	
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Conservation of the Register Information

The U3742BM has an integrated power-on reset and brown–out detection circuitry to provide a mechanism to preserve the RAM register information.

According to figure 23, a power-on reset (POR) is generated if the supply voltage V_S drops below the threshold voltage $V_{ThReset}$. The default parameters are programmed into the configuration registers in that condition. Once V_S exceeds $V_{ThReset}$, the POR is canceled after the minimum reset period t_{Rst}. A POR is also generated when the supply voltage of the receiver is turned on.

To indicate that condition, the receiver displays a reset marker (RM) at Pin DATA after a reset. The RM is represented by the fixed frequency f_{RM} at a 50% duty cycle. RM can be canceled via an ‘L’ pulse t1 at Pin DATA. The RM implies the following characteristics:

- f_{RM} is lower than the lowest feasible frequency of a data signal. By this means, RM cannot be misinterpreted by the connected µC.
- If the receiver is set back to polling mode via pin DATA, RM cannot be canceled by accident if t1 is applied according to the proposal in the section ‘Programming the configuration registers’.

By means of that mechanism, the receiver cannot lose its register information without communicating that condition via the reset marker RM.



Figure 23. Generation of the power-on reset



Figure 24. Timing of the register programming

Programming the Configuration Register

The configuration registers are programmed serially via the bi-directional data line according to figure 24 and figure 25.



Figure 25. One-wire connection to a µC

To start programming, the serial data line DATA is pulled to 'L' for the time period t1 by the µC. When DATA has been released, the receiver becomes the master device. When the programming delay period t2 has elapsed, it emits 14 subsequent synchronization pulses with the pulse length t3. After each of these pulses, a programming window occurs. The delay until the program window starts is determined by t4, the duration is defined by t5. Within the programming window, the individual bits are set. If the µC pulls down Pin DATA for the time period t7 during t5, the according bit is set to '0'. If no programming pulse t7 is issued, this bit is set to '1'. All 14 bits are subsequently programmed in this way. The time frame to program a bit is defined by t6.

Bit 14 is followed by the equivalent time window t9. During this window, the equivalent acknowledge pulse t8 (E_Ack) occurs if the just programmed modeword is equivalent to the modeword that was already stored in that register. E_Ack should be used to verify that the modeword was correctly transferred to the register. The register must be programmed twice in that case.

Programming of a register is possible both during sleep– and active mode of the receiver.

During programming, the LNA, LO, lowpass filter, IF-amplifier and the FSK/ASK Manchester demodulator are disabled.

The programming start pulse t1 initiates the programming of the configuration registers. If bit 1 is set to '1', it represents the OFF-command to set the receiver back to polling mode at the same time. For the length of the programming start pulse t1, the following convention should be considered:

- $t1(min) < t1 < 1535 \times T_{Clk}$: [t1(min) is the minimum specified value for the relevant BR_Range]

Programming (respectively OFF-command) is initiated if the receiver is not in reset mode. If the receiver is in reset mode, programming (respectively Off-command) is not initiated, and the reset marker RM is still present at Pin DATA.

This period is generally used to switch the receiver to polling mode. In a reset condition, RM is not canceled by accident.

- $t1 > 5632 \times T_{Clk}$

Programming (respectively OFF-command) is initiated in any case. RM is canceled if present.

This period is used if the connected µC detected RM. If a configuration register is programmed, this time period for t1 can generally be used.

Note that the capacitive load at Pin DATA is limited. The resulting time constant t together with an optional external pull-up resistor may not be exceeded to ensure proper operation.

Absolute Maximum Ratings

Parameters	Symbol	Min.	Typ.	Max.	Unit
Power dissipation	P_{tot}			450	mW
Junction temperature	T_j			150	°C
Storage temperature	T_{stg}	–55		+125	°C
Ambient temperature	T_{amb}	–40		+105	°C
Maximum input level, input matched to 50 Ω	P_{in_max}			10	dBm

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R_{thJA}	100	K/W

Electrical Characteristics

All parameters refer to GND, T_{amb} = –40°C to +105°C, V_S = 4.5 V to 5.5 V, f_0 = 433.92 MHz and f_0 = 315 MHz, unless otherwise specified. (V_S = 5 V, T_{amb} = 25°C)

Parameter	Test Condition	Symbol	6.76438-MHz Osc. (MODE: 1)			4.90625-MHz Osc. (MODE: 0)			Variable Oscillator			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Basic clock cycle of the digital circuitry												
Basic clock cycle	MODE = 0 (USA) MODE = 1 (Europe)	T_{Clk}	 2.0697		 2.0697	2.0383		2.0383	$1/(f_{XTO}/10)$ $1/(f_{XTO}/14)$		$1/(f_{XTO}/10)$ $1/(f_{XTO}/14)$	µs µs
Extended basic clock cycle	BR_Range0 BR_Range1 BR_Range2 BR_Range3	T_{XClk}	16.6 8.3 4.1 2.1		16.6 8.3 4.1 2.1	16.3 8.2 4.1 2.0		16.3 8.2 4.1 2.0	$8 \times T_{Clk}$ $4 \times T_{Clk}$ $2 \times T_{Clk}$ $1 \times T_{Clk}$		$8 \times T_{Clk}$ $4 \times T_{Clk}$ $2 \times T_{Clk}$ $1 \times T_{Clk}$	µs µs µs µs
Polling mode												
Sleep time	Sleep and XSleep are defined in the OPMODE register	T_{Sleep}	Sleep × X_{Sleep} × 1024 × 2.0697		Sleep × X_{Sleep} × 1024 × 2.0697	Sleep × X_{Sleep} × 1024 × 2.0383		Sleep × X_{Sleep} × 1024 × 2.0383	Sleep × X_{Sleep} × 1024 × T_{Clk}		Sleep × X_{Sleep} × 1024 × T_{Clk}	ms
Start-up time	BR_Range0 BR_Range1 BR_Range2 BR_Range3	$T_{Startup}$	1855 1061 1061 663		1855 1061 1061 663	1827 1045 1045 653		1827 1045 1045 653	896.5 512.5 512.5 320.5 $\times T_{Clk}$		896.5 512.5 512.5 320.5 $\times T_{Clk}$	µs µs µs µs µs
Time for Bitcheck	Average bitcheck time while polling BR_Range0 BR_Range1 BR_Range2 BR_Range3	$T_{Bitcheck}$		 0.45 0.24 0.14 0.14			 0.47 0.26 0.16 0.15					 ms ms ms ms
	Bitcheck time for a valid input signal f_{Sig} $N_{Bitcheck}$ = 0 $N_{Bitcheck}$ = 3 $N_{Bitcheck}$ = 6 $N_{Bitcheck}$ = 9	$T_{Bitcheck}$	 $3/f_{Sig}$ $6/f_{Sig}$ $9/f_{Sig}$		 $3.5/f_{Sig}$ $6.5/f_{Sig}$ $9.5/f_{Sig}$	 $3/f_{Sig}$ $6/f_{Sig}$ $9/f_{Sig}$		 $3.5/f_{Sig}$ $6.5/f_{Sig}$ $9.5/f_{Sig}$	 $1 \times T_{XClk}$ $3/f_{Sig}$ $6/f_{Sig}$ $9/f_{Sig}$		 $1 \times T_{XClk}$ $3.5/f_{Sig}$ $6.5/f_{Sig}$ $9.5/f_{Sig}$	 ms ms ms ms
Receiving mode												
Intermediate frequency	MODE=0 (USA) MODE=1 (Europe)	f_{IF}		 1.0			 1.0		$f_{XTO} \times 64 / 314$ $f_{XTO} \times 64 / 432.92$			MHz MHz
Baud rate range	BR_Range0 BR_Range1 BR_Range2 BR_Range3	BR_Range	1.0 1.8 3.2 5.6		1.8 3.2 5.6 10.0	1.0 1.8 3.2 5.6		1.8 3.2 5.6 10.0	BR_Range0 × 2 µs / T_{Clk} BR_Range1 × 2 µs / T_{Clk} BR_Range2 × 2 µs / T_{Clk} BR_Range3 × 2 µs / T_{Clk}			kBaud kBaud kBaud kBaud

Electrical Characteristics (continued)

All parameters refer to GND, T_{amb} = –40°C to +105°C, V_S = 4.5 V to 5.5 V, f_0 = 433.92 MHz and f_0 = 315 MHz, unless otherwise specified. (V_S = 5 V, T_{amb} = 25°C)

Parameter	Test Condition	Symbol	6.76438-MHz Osc. (MODE: 1)			4.90625-MHz Osc. (MODE: 0)			Variable Oscillator			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Receiving mode (continued)												
Minimum time period between edges at Pin DATA (figure 19)	BR_Range0	T_{DATA_min} tmin1	149		149	147		147	$9 \times T_{XClk}$		$9 \times T_{XClk}$	µs
		tmin2	182		182	179		179	$11 \times T_{XCl}$		$11 \times T_{XCl}$	µs
	BR_Range1	tmin1	75		75	73		73	$9 \times T_{XClk}$		$9 \times T_{XClk}$	µs
		tmin2	91		91	90		90	$11 \times T_{XClk}$		$11 \times T_{XClk}$	µs
	BR_Range2	tmin1	37.3		37.3	36.7		36.7	$9 \times T_{XClk}$		$9 \times T_{XClk}$	µs
		tmin2	45.5		45.5	44.8		44.8	$11 \times T_{XClk}$		$11 \times T_{XClk}$	µs
	BR_Range3	tmin1	18.6		18.6	18.3		18.3	$9 \times T_{XClk}$		$9 \times T_{XClk}$	µs
		tmin2	22.8		22.8	22.4		22.4	$11 \times T_{XClk}$		$11 \times T_{XClk}$	µs
Maximum low period at DATA (figure 20)	BR_Range0	$T_{DATA\_L\_max}$	2169		2169	2136		2136	$131 \times T_{XClk}$		$131 \times T_{XClk}$	µs
	BR_Range1		1085		1085	1068		1068	$131 \times T_{XClk}$		$131 \times T_{XClk}$	µs
	BR_Range2		542		542	534		534	$131 \times T_{XClk}$		$131 \times T_{XClk}$	µs
	BR_Range3		271		271	267		267	$131 \times T_{XClk}$		$131 \times T_{XClk}$	µs
OFF command at Pin ENABLE (figure 22)		t_{Doze}	3.1			3.05			$1.5 \times T_{Clk}$			µs
Configuration of the receiver												
Frequency of the reset marker (figure 23)		f_{RM}	117.9		117.9	119.8		119.8	$\frac{1}{4096 \times T_{Clk}}$		$\frac{1}{4096 \times T_{Clk}}$	Hz
Programming start pulse (figure 21, figure 24)	BR_Range0	t1	2188		3176	2155		3128	$1057 \times T_{Clk}$		$1535 \times T_{Clk}$	µs
	BR_Range1		1104		3176	1087		3128	$533 \times T_{Clk}$		$1535 \times T_{Clk}$	
	BR_Range2		561		3176	553		3128	$271 \times T_{Clk}$		$1535 \times T_{Clk}$	
	BR_Range3		290		3176	286		3128	$140 \times T_{Clk}$		$1535 \times T_{Clk}$	
	after POR		11656			11479			$5632 \times T_{Clk}$			
Programming delay period (figure 21, figure 24)		t2	795		798	783		786	$384.5 \times T_{Clk}$		$385.5 \times T_{Clk}$	µs
Synchroni–zation pulse (figure 21, figure 24)		t3	265		265	261		261	$128 \times T_{Clk}$		$128 \times T_{Clk}$	µs
Delay until the program window starts (figure 21, figure 24)		t4	131		131	129		129	$63.5 \times T_{Clk}$		$63.5 \times T_{Clk}$	µs
Programming window (figure 21, figure 24)		t5	530		530	522		522	$256 \times T_{Clk}$		$256 \times T_{Clk}$	µs
Time frame of a bit (figure 24)		t6	1060		1060	1044		1044	$512 \times T_{Clk}$		$512 \times T_{Clk}$	µs
Programming pulse (figure 21, figure 24)		t7	133		529	131		521	$64 \times T_{Clk}$		$256 \times T_{Clk}$	µs
Equivalent acknowledge pulse: E_Ack (figure 24)		t8	265		265	261		261	$128 \times T_{Clk}$		$128 \times T_{Clk}$	µs
Equivalent time window (figure 24)		t9	534		534	526		526	$258 \times T_{Clk}$		$258 \times T_{Clk}$	µs
OFF-bit programming window (figure 21)		t10	930		930	916		916	$449.5 \times T_{Clk}$		$449.5 \times T_{Clk}$	µs

Electrical Characteristics (continued)

All parameters refer to GND, T_{amb} = –40°C to +105°C, V_S = 4.5 V to 5.5 V, f_0 = 433.92 MHz and f_0 = 315 MHz, unless otherwise specified. (V_S = 5 V, T_{amb} = 25°C)

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Current consumption	Sleep mode (XTO and polling logic active)	IS_{off}		190	276	µA
	IC active (startup-, bitcheck-, receiving mode) Pin DATA = H	IS_{on}		7.0	8.6	mA
LNA mixer						
Third-order intercept point	LNA/ mixer/ IF amplifier input matched according to figure 6	IIP3		–28		dBm
LO spurious emission @ RF_{In}	Input matched according to figure 6, required according to I–ETS 300220	IS_{LORF}		–73	–57	dBm
Noise figure LNA and mixer (DSB)	Input matching according to figure 6	NF		7		dB
LNA_IN input impedance	@ 433.92 MHz @ 315 MHz	Zi_{LNA_IN}		1.0 || 1.56 1.3 || 1.0		kΩ || pF kΩ || pF
1 dB compression point (LNA, mixer, IF amplifier)	Input matched according to figure 6, referred to RF_{in}	IP_{1db}		–40		dBm
Maximum input level	Input matched according to figure 6, BER ≤ 10^{-3}, FSK mode ASK mode	P_{in_max}			 –28 –20	 dBm dBm
Local oscillator						
Operating frequency range VCO		f_{VCO}	299		449	MHz
Phase noise VCO / LO	f_{osc} = 432.92 MHz @ 1 MHz @ 10 MHz	L (fm)		 –93 –113	 –90 –110	 dBC/Hz dBC/Hz
Spurious of the VCO	@ ± f_{XTO}			–55	–47	dBC
VCO gain		K_{VCO}		190		MHz/V
Loop bandwidth of the PLL	For best LO noise (design parameter) R1 = 820 Ω C9 = 4.7 nF C10 = 1 nF	B_{Loop}		100		kHz
Capacitive load at Pin LF	The capacitive load at Pin LF is limited if bitcheck is used. The limitation therefore also applies to self polling.	C_{LF_tot}			10	nF
XTO operating frequency	XTO crystal frequency, appropriate load capacitance must be connected to XTAL 6.764375 MHz 4.90625 MHz	f_{XTO}	 6.764375 –30 ppm 4.90625 –30 ppm	 6.764375 4.90625	 6.764375 +30 ppm 4.90625 +30 ppm	 MHz MHz
Series resonance resistor of the crystal	f_{XTO} = 6.764 MHz 4.906 MHz	R_S			150 220	Ω Ω
Static capacitance at Pin XT0		C_{XT0}			6.5	pF

Electrical Characteristics (continued)

All parameters refer to GND, T_{amb} = –40°C to +105°C, V_S = 4.5 V to 5.5 V, f_0 = 433.92 MHz and f_0 = 315 MHz, unless otherwise specified. (V_S = 5 V, T_{amb} = 25°C)

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Analog signal processing						
Input sensitivity ASK	Input matched according to figure 6 ASK (level of carrier) BER ≤ 10^{-3}, f_{IF} = 1 MHz f_{in} = 433.92 MHz/ 315 MHz T = 25°C, V_S = 5 V	P_{Ref_ASK}				
	BR_Range0		–108	–110	–112	dBm
	BR_Range1		–106.5	–108.5	–110.5	dBm
	BR_Range2		–106	–108	–110	dBm
	BR_Range3		–104	–106	–108	dBm
Sensitivity variation ASK for the full operating range compared to T_{amb} = 25°C, V_S = 5 V	f_{in} = 433.92 MHz/ 315 MHz f_{IF} = 1 MHz $P_{ASK} = P_{Ref\_ASK} + \Delta P_{Ref}$	ΔP_{Ref}	+2.5		–1.5	dB
Sensitivity variation ASK for full operating range including IF filter compared to T_{amb} = 25°C, V_S = 5 V	f_{in} = 433.92 MHz/ 315 MHz f_{IF} = 0.79 MHz to 1.21 MHz f_{IF} = 0.73 MHz to 1.27 MHz $P_{ASK} = P_{Ref\_ASK} + \Delta P_{Ref}$	ΔP_{Ref}	+5.5 +7.5		–1.5 –1.5	dB dB
Input sensitivity FSK	Input matched according to figure 6, BER ≤ 10^{-3}, f_{IF} = 1 MHz f_{in} = 433.92 MHz/ 315 MHz T = 25°C, V_S = 5 V	P_{Ref_FSK}				
	BR_Range0 df ≥ ± 20 kHz df ≥ ± 30 kHz		–95.5 –96.5	–97.5 –98.5	–99.5 –100.5	dBm dBm
	BR_Range1 df ≥ ± 20 kHz df ≥ ± 30 kHz		–94.5 –95.5	–96.5 –97.5	–98.5 –99.5	dBm dBm
Sensitivity variation FSK for the full operating range compared to T_{amb} = 25°C, V_S = 5 V	f_{in} = 433.92 MHz/ 315 MHz f_{IF} = 1 MHz $P_{FSK} = P_{Ref\_FSK} + \Delta P_{Ref}$	ΔP_{Ref}	+2.5		–1.5	dB
Sensitivity variation FSK for full operating range including IF filter compared to T_{amb} = 25°C, V_S = 5 V	f_{in} = 433.92 MHz/ 315 MHz f_{IF} = 0.86 MHz to 1.14 MHz f_{IF} = 0.82 MHz to 1.18 MHz $P_{FSK} = P_{Ref\_FSK} + \Delta P_{Ref}$	ΔP_{Ref}	+5.5 +7.5		–1.5 –1.5	dB dB
FSK frequency deviation	The sensitivity of the receiver is higher for higher values of Δf_{FSK} BR_Range0 BR_Range1 BR_Range2 and BR_Range3 are not suitable for FSK operation	Δf_{FSK}	20 20	30 30	50 50	kHz kHz
S/N ratio to suppress inband noise signals	ASK mode FSK mode	SNR_{ASK} SNR_{FSK}	10 2		12 3	dB dB

Electrical Characteristics (continued)

All parameters refer to GND, T_{amb} = –40°C to +105°C, V_S = 4.5 V to 5.5 V, f_0 = 433.92 MHz and f_0 = 315 MHz, unless otherwise specified. (V_S = 5 V, T_{amb} = 25°C)

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Dynamic range RSSI ampl.		DR_{RSSI}		60		dB
Lower cut-off frequency of the data filter	$f_{cu\_DF} = \frac{1}{2 \times \pi \times 30k\Omega \times CDEM}$ CDEM = 33 nF	f_{cu_DF}	0.11	0.16	0.20	kHz
Recommended CDEM for best performance	ASK mode BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	CDEM		 39 22 12 8.2		 nF nF nF nF
	FSK mode BR_Range0 (Default) BR_Range1 BR_Range2 and BR_Range3 are not suitable for FSK operation	CDEM		 27 15		 nF nF
Maximum edge-to-edge time period of the input data signal for full sensitivity	BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	t_{ee_sig}			1000 560 320 180	µs µs µs µs
Upper cut-off frequency data filter	Upper cut-off frequency programmable in 4 ranges via a serial mode word BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	f_u	 2.5 4.3 7.6 13.6	 3.1 5.4 9.5 17.0	 3.7 6.5 11.4 20.4	 kHz kHz kHz kHz
Minimum edge-to-edge time period of the input data signal for full sensitivity	BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	t_{ee_sig}			270 156 89 50	µs µs µs µs
Reduced sensitivity	R_{Sense} connected from Pin SENS to V_S, input matched according to figure 6	P_{Ref_Red}				dBm (peak level)
	V_S = 5 V, T_{amb} = 25°C, R_{Sense} = 56 kΩ, f_{in} = 433.92 MHz			–67	–72	–77	dBm
	R_{Sense} = 100 kΩ, f_{in} = 433.92 MHz			–76	–81	–86	dBm
	R_{Sense} = 56 kΩ, f_{in} = 315 MHz			–68	–73	–78	dBm
	R_{Sense} = 100 kΩ, f_{in} = 315 MHz			–77	–82	–87	dBm
Reduced sensitivity variation over full operating range	R_{Sense} = 56 kΩ R_{Sense} = 100 kΩ $P_{Red} = P_{Ref\_Red} + \Delta P_{Red}$	ΔP_{Red}	5 6	0 0	0 0	dB dB

Electrical Characteristics (continued)

All parameters refer to GND, T_{amb} = –40°C to +105°C, V_S = 4.5 V to 5.5 V, f_0 = 433.92 MHz and f_0 = 315 MHz, unless otherwise specified. (V_S = 5 V, T_{amb} = 25°C)

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Reduced sensitivity variation for different values of R_{Sense}	Values relative to R_{Sense} = 56 kΩ	ΔP_{Red}				
	R_{Sense} = 56 kΩ		0			dB
	R_{Sense} = 68 kΩ		–3.5			dB
	R_{Sense} = 82 kΩ		–6.0			dB
	R_{Sense} = 100 kΩ		–9.0			dB
	R_{Sense} = 120 kΩ		–11.0			dB
	R_{Sense} = 150 kΩ		–13.5			dB
	$P_{Red} = P_{Ref\ Red} + \Delta P_{Red}$					
RSSI gain	P_{Ref} = –80 dBm refer to figure 8	G_{RSSI}	7.2		11.5	mV/ dB
Temperature coefficient of the RSSI output	P_{Ref} = –80 dBm refer to figure 8	T_C		–2.2		mV/ K
Threshold voltage for reset		$V_{ThRESET}$	1.95	2.8	3.75	V
Digital ports						
Data output						
– Saturation voltage LOW	I_{ol} = 1 mA	V_{OI}		0.08	0.3	V
– Internal pull-up resistor		R_{Pup}	39	50	61	kΩ
– Maximum time constant	$\tau = C_L$ (R_{pup}//R_{Ext})	τ			2.5	µs
– Maximum capacitive load	without ext. pull-up resistor	C_L			41	pF
	R_{ext} = 5 kΩ	C_L			540	pF
FSK/ASK input						
– Low-level input voltage	FSK selected	V_{Il}			$0.2 \times V_S$	V
– High-level input voltage	ASK selected	V_{Ih}	$0.8 \times V_S$			V
ENABLE input						
– Low-level input voltage	Idle mode	V_{Il}			$0.2 \times V_S$	V
– High-level input voltage	Active mode	V_{Ih}	$0.8 \times V_S$			V
MODE input						
– Low-level input voltage	Division factor = 10	V_{Il}			$0.2 \times V_S$	V
– High-level input voltage	Division factor = 14	V_{Ih}	$0.8 \times V_S$			V
TEST input	Test input must always be set to					
– Low-level input voltage	LOW	V_{Il}			$0.2 \times V_S$	V

Package Information

Package SO20
Dimensions in mm



Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC Semiconductor GmbH** to

1. Meet all present and future national and international statutory requirements.

2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively

2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA

3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

Data sheets can also be retrieved from the Internet: http://www.temic–semi.com

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423