

Data Sheet June 2000 File Number 4865

Radiation Hardened, SEGR Resistant N-Channel Power MOSFETs



Intersil Star*Power Rad Hard MOSFETs have been specifically developed for high performance applications in a commercial or

military space environment. Star*Power MOSFETs offer the system designer both extremely low $r_{\rm DS(ON)}$ and Gate Charge allowing the development of low loss Power Subsystems. Star*Power FETs combine this electrical capability with total dose radiation hardness up to 300K RADs while maintaining the guaranteed performance for Single Event Effects (SEE) which the Intersil FS families have always featured.

The Intersil portfolio of Star*Power FETs includes a family of devices in various voltage, current and package styles. The Star*Power family consists of Star*Power and Star*Power Gold products. Star*Power FETS are optimized for total dose and r_{DS(ON)} performance while exhibiting SEE capability at full rated voltage up to an LET of 37. Star*Power Gold FETs have been optimized for SEE and Gate Charge providing SEE performance to 80% of the rated voltage for an LET of 82 with extremely low gate charge characteristics.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specifically designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, power distribution, motor drives and relay drivers as well as other power control and conditioning applications. As with conventional MOSFETs these Radiation Hardened MOSFETs offer ease of voltage control, fast switching speeds and ability to parallel switching devices.

Reliability screening is available as either TXV or Space equivalent of MIL-S-19500.

Formerly available as type TA45210W.


Ordering Information

RAD LEVEL	SCREENING LEVEL	PART NUMBER/BRAND
10K	Engineering samples	FSPL230D1
100K	TXV	FSPL230R3
100K	Space	FSPL230R4
300K	TXV	FSPL230F3
300K	Space	FSPL230F4

Features

- 9A, 200V, $r_{DS(ON)} = 0.170\Omega$
- UIS Rated
- · Total Dose
 - Meets Pre-RAD Specifications to 100K RAD (Si)
 - Rated to 300K RAD (Si)
- · Single Event
 - Safe Operating Area Curve for Single Event Effects
 - SEE Immunity for LET of 36MeV/mg/cm² with V_{DS} up to 100% of Rated Breakdown and V_{GS} of 10V Off-Bias
- · Dose Rate
 - Typically Survives 3E9 RAD (Si)/s at 80% BV_{DSS}
 - Typically Survives 2E12 if Current Limited to I_{AS}
- Photo Current
 - 3.0nA Per-RAD (Si)/s Typically
- Neutron
 - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm²
 - Usable to 1E14 Neutrons/cm²

Symbol



Packaging

TO-205AF



FSPL230R, FSPL230F

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	FSPL230R, FSPL230F	UNITS
Drain to Source VoltageV _{DS}	200	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$)	200	V
Continuous Drain Current		
$T_C = 25^{\circ}C$	9	Α
$T_C = 100^{\circ}C$	5	Α
Pulsed Drain Current	29	Α
Gate to Source Voltage	±30	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C$	25	W
$T_C = 100^{\circ}C$	10	W
Linear Derating Factor	0.20	W/oC
Single Pulsed Avalanche Current, L = $100\mu H$ (See Test Figure)	29	Α
Continuous Source Current (Body Diode)	9	Α
Pulsed Source Current (Body Diode)	29	Α
Operating and Storage Temperature	-55 to 150	oC
Lead Temperature (During Soldering)	300	оС
Weight (Typical)	1.0 (Typical)	g

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CON	IDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 1mA$, $V_{GS} = 0V$		200	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	$T_C = -55^{\circ}C$	-	-	5.5	V
		I _D = 1mA	$T_C = 25^{\circ}C$	2.0	-	4.5	V
			$T_{C} = 125^{\circ}C$	1.0	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 160V,	$T_{C} = 25^{\circ}C$	-	-	25	μΑ
		$V_{GS} = 0V$	$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	250	μА
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±30V	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	-	100	nA
			$T_{C} = 125^{\circ}C$	-	-	200	nA
Drain to Source On-State Voltage	V _{DS(ON)}	V _{GS} = 12V, I _D = 9A		-	-	1.58	V
Drain to Source On Resistance	r _{DS(ON)12}	I _D = 5A,	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	0.145	0.170	Ω
		$V_{GS} = 12V$ $T_{C} = 125^{\circ}C$		-	-	0.313	Ω
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 100V, I_D = 9A,$ $R_L = 11\Omega, V_{GS} = 12V,$ $R_{GS} = 7.5\Omega$		-	-	20	ns
Rise Time	t _r			-	-	40	ns
Turn-Off Delay Time	t _d (OFF)			-	-	35	ns
Fall Time	t _f			-	-	15	ns
Total Gate Charge	Q _{g(12)}	V _{GS} = 0V to 12V	V _{DD} = 100V,	-	30	33	nC
Gate Charge Source	Q _{gs}		I _D = 9A	-	10	12	nC
Gate Charge Drain	Q _{gd}			-	8	10	nC
Gate Charge at 20V	Q _{g(20)}	V _{GS} = 0V to 20V		-	45	-	nC
Threshold Gate Charge	Q _{g(TH)}	$V_{GS} = 0V \text{ to } 2V$		-	3	-	nC
Plateau Voltage	V _(PLATEAU)	I _D = 9A, V _{DS} = 15V		-	6.5	-	V
Input Capacitance	C _{ISS}	$V_{DS} = 25V, V_{GS} = 0$	V,	-	1400	-	pF
Output Capacitance	C _{OSS}	f = 1MHz		-	230	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	8	-	pF
Thermal Resistance Junction to Case	$R_{ heta JC}$			-	-	5.0	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	I _{SD} = 9A	-	-	1.5	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 9A$, $dI_{SD}/dt = 100A/\mu s$	-	-	210	ns
Reverse Recovery Charge	Q _{RR}		-	1.2	-	μC

Electrical Specifications up to 300K RAD $T_C = 25^{\circ}C$, Unless Otherwise Specified

				MIN	MAX	MIN	MAX	
PARAMETER		SYMBOL	TEST CONDITIONS	100K RAD		300K RAD		UNITS
Drain to Source Breakdown Volts	(Note 3)	BV _{DSS}	$V_{GS} = 0$, $I_D = 1mA$	200	-	200		V
Gate to Source Threshold Volts	(Note 3)	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 1mA$	2.0	4.5	1.5	4.5	V
Gate to Body Leakage	(Notes 2, 3)	I _{GSS}	$V_{GS} = \pm 30V, V_{DS} = 0V$	-	100		100	nA
Zero Gate Leakage	(Note 3)	I _{DSS}	V _{GS} = 0, V _{DS} = 160V	-	25		50	μΑ
Drain to Source On-State Volts	(Notes 1, 3)	V _{DS(ON)}	V _{GS} = 12V, I _D = 9A	-	1.58	-	1.71	V
Drain to Source On Resistance	(Notes 1, 3)	rDS(ON)12	V _{GS} = 12V, I _D = 5A	-	0.170	-	0.185	Ω

NOTES:

- 1. Pulse test, 300µs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both V_{GS} = 12V, V_{DS} = 0V and V_{GS} = 0V, V_{DS} = 80% BV_{DSS}.

Single Event Effects (SEB, SEGR) Note 4

		EN	IVIRONMENT (NOTE	APPLIED	(NOTE 6)	
TEST	SYMBOL	ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)	V _{GS} BIAS (V)	MAXIMUM V _{DS} BIAS (V)
Single Event Effects Safe Operating Area	SEESOA	Br	37	36	-10	200
		Br	37	36	-15	160
		I	60	32	-2	200
		I	60	32	-8	160
		Au	82	28	0	160
		Au	82	28	-5	120

NOTES:

- 4. Testing conducted at Brookhaven National Labs.
- 5. Fluence = 1E5 ions/cm² (typical), T = 25°C.
- 6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

Performance Curves Unless Otherwise Specified




FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA




FIGURE 2. TYPICAL SEE SIGNATURE CURVE

Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. TYPICAL DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO I_{AS}




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TYPICAL NORMALIZED r_{DS(ON)} vs JUNCTION TEMPERATURE




FIGURE 4. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 6. BASIC GATE CHARGE WAVEFORM




FIGURE 8. TYPICAL OUTPUT CHARACTERISTICS

Performance Curves Unless Otherwise Specified (Continued)




FIGURE 9. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE




FIGURE 10. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits and Waveforms




FIGURE 11. UNCLAMPED ENERGY TEST CIRCUIT





FIGURE 12. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms



V_{DS} 10% PULSE WIDTH t_{OFF} t_{d(OFF)} t_f 10%

FIGURE 13. RESISTIVE SWITCHING TEST CIRCUIT

FIGURE 14. RESISTIVE SWITCHING WAVEFORMS

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) T_C = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 30V$	±20 (Note 7)	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80% Rated Value	±25 (Note 7)	μΑ
Drain to Source On Resistance	r _{DS(ON)}	T _C = 25 ^o C at Rated I _D	±20% (Note 8)	Ω
Gate Threshold Voltage	V _{GS(TH)}	$I_D = 1.0 \text{mA}$	±20% (Note 8)	V

NOTES:

- 7. Or 100% of Initial Reading (whichever is greater).
- 8. Of Initial Reading.

Screening Information

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Unclamped Inductive Switching	V _{GS(PEAK)} = 20V, L = 0.1mH; Limit = 29A	V _{GS(PEAK)} = 20V, L = 0.1mH; Limit = 29A
Thermal Response	$t_H = 10ms; V_H = 25V; I_H = 1A; LIMIT = 60mV$	t _H = 10ms; V _H = 25V; I _H = 1A; LIMIT = 60mV
Gate Stress	V _{GS} = 45V, t = 250μs	V _{GS} = 45V, t = 250μs
Pind	Optional	Required
Pre Burn-In Tests (Note 9)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 48 hours	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 48 hours
Interim Electrical Tests (Note 9)	All Delta Parameters Listed in the Delta Tests and Limits Table	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A V_{DS} = 80% of Rated Value, T_A = 150°C, Time = 160 hours	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 240 hours
PDA	10%	5%
Final Electrical Tests (Note 9)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

9. Test limits are identical pre and post burn-in.

Additional Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V _{DS} = 160V, t = 10ms	0.5	А
Thermal Impedance	ΔV _{SD}	$t_H = 500ms; V_H = 25V; I_H = 1A$	230	mV

Rad Hard Data Packages - Intersil Power Transistors

TXV Equivalent

1. RAD HARD TXV EQUIVALENT - STANDARD DATA PACKAGE

- A. Certificate of Compliance
- B. Assembly Flow Chart

C. Preconditioning - Attributes Data Sheet
D. Group A - Attributes Data Sheet
E. Group B - Attributes Data Sheet
F. Group C - Attributes Data Sheet
G. Group D - Attributes Data Sheet

2. RAD HARD TXV EQUIVALENT - OPTIONAL DATA PACKAGE

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning Attributes Data Sheet

- Pre and Post Burn-In Read and Record

Data

D. Group A - Attributes Data SheetE. Group B - Attributes Data Sheet

Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3)
Bond Strength Data (Subgroup B3)
Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6)

F. Group C - Attributes Data Sheet

Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6)
Bond Strength Data (Subgroup C6)

G. Group D - Attributes Data Sheet

- Pre and Post RAD Read and Record Data

Class S - Equivalents

1. RAD HARD "S" EQUIVALENT - STANDARD DATA PACKAGE

A. Certificate of Compliance

B. Serialization Records

C. Assembly Flow Chart

D. SEM Photos and Report

E. Preconditioning - Attributes Data Sheet

 HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 HTRB - Hi Temp Drain Stress Post

Reverse Bias Delta Data

F. Group A
 G. Group B
 Attributes Data Sheet
 H. Group C
 Attributes Data Sheet
 I. Group D
 Attributes Data Sheet

2. RAD HARD MAX. "S" EQUIVALENT - OPTIONAL DATA PACKAGE

A. Certificate of Compliance

B. Serialization Records

C. Assembly Flow Chart

D. SEM Photos and Report

E. Preconditioning - Attributes Data Sheet

 HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data

X-Ray and X-Ray Report

F. Group A - Attributes Data Sheet

- Subgroups A2, A3, A4, A5 and A7 Data

G. Group B - Attributes Data Sheet

- Subgroups B1, B3, B4, B5 and B6 Data

H. Group C - Attributes Data Sheet


- Subgroups C1, C2, C3 and C6 Data

I. Group D - Attributes Data Sheet

- Pre and Post Radiation Data

TO-205AF

3 LEAD JEDEC TO-205AF HERMETIC METAL CAN PACKAGE



	INCHES		INCHES MILLIMETERS				
SYMBOL	MIN	MAX	MIN	MAX	NOTES		
Α	0.160	0.180	4.07	4.57	-		
Øb	0.016	0.021	0.41	0.53	2, 3		
ØD	0.350	0.370	8.89	9.39	-		
ØD ₁	0.315	0.335	8.01	8.50	-		
е	0.095	0.105	2.42	2.66	4		
e ₁	0.190	0.210	4.83	5.33	4		
e ₂	0.095	0.105	2.42	2.66	4		
h	0.010	0.020	0.26	0.50	-		
j	0.028	0.034	0.72	0.86	-		
k	0.029	0.045	0.74	1.14	-		
L	0.500	0.560	12.70	14.22	3		
Р	0.075	-	1.91	-	5		

NOTES:

- These dimensions are within allowable dimensions of Rev. E of JEDEC TO-205AF outline dated 11-82.
- 2. Lead dimension (without solder).
- Solder coating may vary along lead length, add typically 0.002 inches (0.05mm) for solder coating.
- 4. Position of lead to be measured 0.100 inches (2.54mm) from bottom of seating plane.
- This zone controlled for automatic handling. The variation in actual diameter within this zone shall not exceed 0.010 inches (0.254mm).
- 6. Lead no. 3 butt welded to stem base.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 6-94.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111

FAX: (32) 2.724.2111

ASIA

Intersil Ltd. 8F-2, 96, Sec. 1, Chien-kuo North, Taipei, Taiwan 104 Republic of China

TEL: 886-2-2515-8508 FAX: 886-2-2515-8369