

Document Title**128K x16 bit 2.5 V Low Power Full CMOS slow SRAM**Revision History

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
00	Initial	Apr.07.2001	Preliminary
01	Correct Pin Connection	Apr.25.2001	
02	Correct Marking Information	May.08.2001	
03	Correct Pin Configuration DNU -> NC	May.10.2001	
04	Part Number Revision Power Supply 2.5V : Q -> L	May. 15.2001	
05	Add another PKG Size 48-TSOP1(12mm x 14mm)	Apr. 16.2002	

## DESCRIPTION

The HY62LF16206A is a high speed, super low power and 2Mbit full CMOS SRAM organized as 128K words by 16bits. The HY62LF16206A uses high performance full CMOS process technology and is designed for high speed and low power circuit technology. It is particularly well-suited for the high density low power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 1.2V.

## FEATURES


- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Battery backup(L-part)
  - 1.2V(min) data retention
- Standard pin configuration
  - 48-TSOP1(12mm X 14mm, 12mm X 18mm)

Product No.	Voltage (V)	Speed (ns)	Operation Current/Icc(mA)	Standby Current(uA)	Temperature (°C)
				L	
HY62LF16206A	2.3~2.7	120	3	100	0~70

Notes :


1. Current value is max.

### PIN CONNECTION



**48-TSOP1(Forward)**

### BLOCK DIAGRAM



### PIN CONNECTION

Pin Name	Pin Function	Pin Name	Pin Function
/CS1	Chip Select 1	I/O1~I/O16	Data Inputs / Outputs
CS2	Chip Select 2	A0~A16	Address Inputs
/WE	Write Enable	Vcc	Power(2.3V~2.7V)
/OE	Output Enable	Vss	Ground
/LB	Lower Byte Control(I/O1~I/O8)	NC	No Connection
/UB	Upper Byte Control(I/O9~I/O16)		

**ORDERING INFORMATION**

Part No.	Speed	Power	Temp.	Package
HY62LF16206A-LT12C	120	L-part	0 to 70	48-TSOP1

**ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Parameter	Rating	Unit	Remark
V <sub>IN</sub> , V <sub>OUT</sub>	Input/Output Voltage	-0.3 to 3.3	V	
V <sub>CC</sub>	Power Supply	-0.3 to 3.3	V	
T <sub>A</sub>	Operating Temperature	0 to 70	°C	
T <sub>STG</sub>	Storage Temperature	-40 to 125	°C	
P <sub>D</sub>	Power Dissipation	1.0	W	
T <sub>SOLDER</sub>	Ball Soldering Temperature & Time	260 • 10	°C•sec	

Note :

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

**TRUTH TABLE**

/CS1	CS2	/WE	/OE	/LB	/UB	Mode	I/O		Power
							I/O1~I/O8	I/O9~I/O16	
H	X	X	X	X	X	Deselected	High-Z	High-Z	Standby
X	L	X	X	X	X		High-Z	High-Z	
X	X	X	X	H	H		High-Z	High-Z	
L	H	H	H	L	X	Output Disabled	High-Z	High-Z	Active
L	H	H	H	X	L		High-Z	High-Z	
L	H	H	L	L	H	Read	DOUT	High-Z	
				H	L		High-Z	DOUT	
				L	L		DOUT	DOUT	
L	H	L	X	L	H	Write	DIN	High-Z	
				H	L		High-Z	DIN	
				L	L		DIN	DIN	

Note:

- H=V<sub>IH</sub>, L=V<sub>IL</sub>, X=don't care(V<sub>il</sub> or V<sub>Ih</sub>)
- UB, LB(Upper, Lower Byte enable)  
 These active LOW inputs allow individual bytes to be written or read.  
 When LB is LOW, data is written or read to the lower byte, I/O 1 -I/O 8.  
 When UB is LOW, data is written or read to the upper byte, I/O 9 -I/O 16.

## RECOMMENDED DC OPERATING CONDITION

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	2.3	2.5	2.7	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	-	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3(1)	-	0.4	V

Note :

1. V<sub>IL</sub> = -1.5V for pulse width less than 30ns

## DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = 2.3V~2.7V, T<sub>A</sub> = 0°C to 70°C

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	-	1	uA
I <sub>LO</sub>	Output Leakage Current	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , /CS1 = V <sub>IH</sub> or CS2 = V <sub>IL</sub> , /OE = V <sub>IH</sub> or /WE = V <sub>IL</sub> , or /UB = /LB = V <sub>IH</sub>	-1	-	1	uA
I <sub>CC</sub>	Operating Power Supply Current	/CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>I/O</sub> = 0mA	-	-	3	mA
I <sub>CC1</sub>	Average Operating Current	Cycle Time=Min.100% duty, /CS1 = 0.2V, CS2 = V <sub>CC</sub> -0.2V, /WE = V <sub>CC</sub> -0.2V, I <sub>I/O</sub> = 0mA Other Inputs = V <sub>CC</sub> -0.2V/0.2V	-	-	20	mA
		Cycle time = 1us, /CS1 ≤ 0.2V, CS2 <sub>i</sub> V <sub>CC</sub> -0.2V, V <sub>IN</sub> <0.2V or Vin <sub>i</sub> V <sub>CC</sub> -0.2V, I <sub>I/O</sub> = 0mA	-	-	4	mA
I <sub>SB</sub>	Standby Current (TTL Input)	/CS1 = V <sub>IH</sub> , CS2 = V <sub>IL</sub> /UB = /LB = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	0.3	mA
I <sub>SB1</sub>	Standby Current (CMOS Input)	/CS1 ≥ V <sub>CC</sub> - 0.2V or CS2 ≤ V <sub>SS</sub> +0.2V or /UB = /LB ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V	-	-	100	uA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.0mA	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.5mA	1.8	-	-	V

Notes :

1. Typical values are at V<sub>CC</sub> = 2.5V, T<sub>A</sub> = 25°C
2. Typical values are sampled and not 100% tested

## CAPACITANCE

(Temp = 25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
C <sub>IN</sub>	Input Capacitance(Add, /CS, /WE, /OE)	V <sub>IN</sub> = 0V	10	pF
C <sub>OUT</sub>	Output Capacitance(I/O)	V <sub>I/O</sub> = 0V	10	pF

Note :

1. These parameters are sampled and not 100% tested

## AC CHARACTERISTICS

V<sub>CC</sub> = 2.3V~2.7V, T<sub>A</sub> = 0°C to 70°C, unless otherwise specified


#	Symbol	Parameter	-12		Unit
			Min.	Max.	
READ CYCLE					
1	t <sub>RC</sub>	Read Cycle Time	120	-	ns
2	t <sub>AA</sub>	Address Access Time	-	120	ns
3	t <sub>ACS</sub>	Chip Select Access Time	-	120	ns
4	t <sub>OE</sub>	Output Enable to Output Valid	-	80	ns
5	t <sub>BA</sub>	/LB, /UB Access Time	-	120	ns
6	t <sub>CLZ</sub>	Chip Select to Output in Low Z	10	-	ns
7	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	-	ns
8	t <sub>BLZ</sub>	/LB, /UB Enable to Output in Low Z	10	-	ns
9	t <sub>CHZ</sub>	Chip Deselection to Output in High Z	0	45	ns
10	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	45	ns
11	t <sub>BHZ</sub>	/LB, /UB Disable to Output in High Z	0	45	ns
12	t <sub>OH</sub>	Output Hold from Address Change	10	-	ns
WRITE CYCLE					
13	t <sub>WC</sub>	Write Cycle Time	120	-	ns
14	t <sub>CW</sub>	Chip Selection to End of Write	100	-	ns
15	t <sub>AW</sub>	Address Valid to End of Write	100	-	ns
16	t <sub>BW</sub>	/LB, /UB Valid to End of Write	100	-	ns
17	t <sub>AS</sub>	Address Set-up Time	0	-	ns
18	t <sub>WP</sub>	Write Pulse Width	85	-	ns
19	t <sub>WR</sub>	Write Recovery Time	0	-	ns
20	t <sub>WHZ</sub>	Write to Output in High Z	0	35	ns
21	t <sub>DW</sub>	Data to Write Time Overlap	60	-	ns
22	t <sub>DH</sub>	Data Hold from Write Time	0	-	ns
23	t <sub>OW</sub>	Output Active from End of Write	10	-	ns

## AC TEST CONDITIONS

T<sub>A</sub> = 0°C to 70°C, unless otherwise specified

Parameter		Value
Input Pulse Level		0.4V to 2.2V
Input Rise and Fall Time		5ns
Input and Output Timing Reference Level		1.1V
Output Load	t <sub>CLZ</sub> , t <sub>OLZ</sub> , t <sub>BLZ</sub> , t <sub>CHZ</sub> , t <sub>OHZ</sub> , t <sub>BHZ</sub> , t <sub>WHZ</sub> , t <sub>OW</sub>	CL = 5pF + 1TTL Load
	Others	CL = 30pF + 1TTL Load

## AC TEST LOADS




Note :


1. Including jig and scope capacitance

**TIMING DIAGRAM**


READ CYCLE 1 (Note 1,4)





READ CYCLE 2 (Note 2,3,4)



READ CYCLE 3 (Note 1,2,4)


**Notes:**

1. A read occurs during the overlap of a low /OE, a high /WE, a low /CS1, a high CS2 and low /UB and/or /LB.
2. /OE =  $V_{IL}$
3. Transition is measured  $\pm 200mV$  from steady state voltage.  
This parameter is sampled and not 100% tested.
4. /CS1 in high for the standby, low for active. CS2 in low for the standby, high for active.  
/UB and /LB in high for the standby, low for active

**WRITE CYCLE 1 (1,4,8) (/WE Controlled)**

**WRITE CYCLE 2 (1,4,8) (/CS1, CS2 Controlled)**

**Notes:**

1. A write occurs during the overlap of a low /WE, a low /CS1, a high CS2 and low /UB and/or /LB.
2.  $t_{WR}$  is measured from the earlier of /CS, /LB, /UB, or /WE going high or CS2 going low to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the /CS1, /LB and /UB low transition with CS2 high transition occur simultaneously with the /WE low transition or after the /WE transition, outputs remain in a high impedance state.
5. Q(data out) is the same phase with the write data of this write cycle.
6. Q(data out) is the read data of the next address.
7. Transition is measured  $\pm 200\text{mV}$  from steady state.  
This parameter is sampled and not 100% tested.
8. /CS1 in high for the standby, low for active. CS2 in low for the standby, high for active.  
/UB and /LB in high for the standby, low for active

## DATA RETENTION ELECTRIC CHARACTERISTIC


$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
VDR	Vcc for Data Retention	$/\text{CS1} \geq V_{\text{cc}} - 0.2\text{V}$ or $\text{CS2} \leq V_{\text{ss}} + 0.2\text{V}$ or $/\text{UB} = /\text{LB} \geq V_{\text{cc}} - 0.2\text{V}$ , $V_{\text{IN}} \geq V_{\text{cc}} - 0.2\text{V}$ or $V_{\text{IN}} \leq V_{\text{ss}} + 0.2\text{V}$	1.2	-	2.7	V
ICCDR	Data Retention Current	$V_{\text{cc}} = 1.5\text{V}$ , $/\text{CS1} \geq V_{\text{cc}} - 0.2\text{V}$ , $\text{CS2} \leq V_{\text{ss}} + 0.2\text{V}$ , $/\text{UB} = /\text{LB} \geq V_{\text{cc}} - 0.2\text{V}$ or $V_{\text{IN}} \geq V_{\text{cc}} - 0.2\text{V}$ or $V_{\text{IN}} \leq V_{\text{ss}} + 0.2\text{V}$	-	-	100	$\mu\text{A}$
tCDR	Chip Deselect to Data Retention Time	See Data Retention Timing Diagram	0	-	-	ns
tR	Operating Recovery Time		tRC(3)	-	-	ns


Notes:

1. Typical values are under the condition of  $T_A = 25^\circ\text{C}$ .
2. Typical Values are sampled and not 100% tested
3. tRC is read cycle time.

### DATA RETENTION TIMING DIAGRAM 1





### DATA RETENTION TIMING DIAGRAM 2







**PACKAGE INFORMATION**

48pin Thin Small Outline Package Forward(12mm X 14mm)




48pin Thin Small Outline Package Forward(12mm X 18mm)



**MARKING INSTRUCTION**

- Top Side

Package	Marking Example
<b>TSOP-I (Forward)</b>	

Index	
<ul style="list-style-type: none"> <li>• <b>hynix</b> : Hynix Logo</li> <li>• <b>KOREA</b> : Origin Country</li> </ul>	
<ul style="list-style-type: none"> <li>• <b>HY62LF16206A</b> : Part Name</li> <li><b>HY</b> : HYNIX</li> <li><b>62</b> : Product Group : Slow SRAM</li> <li><b>L</b> : Operating Voltage : 2.5V(2.3V ~ 2.7V)</li> <li><b>F</b> : Tech. + Classification : Full CMOS</li> <li><b>16</b> : Organization : x16</li> <li><b>20</b> : Density : 2M</li> <li><b>6</b> : Mode : 2CS with /UB,/LB;tCS</li> <li><b>A</b> : Version : 2<sup>nd</sup> Generation</li> </ul>	
<ul style="list-style-type: none"> <li>• <b>yy</b> : Year ( ex : 00 = year 2000, 01 = year 2001 )</li> <li>• <b>ww</b> : Work Week ( ex : 12 = ww12 )</li> <li>• <b>p</b> : Process Code                             <ul style="list-style-type: none"> <li>- A : 12mm X 18mm</li> <li>- B : 12mm X 14mm</li> </ul> </li> </ul>	
<ul style="list-style-type: none"> <li>• <b>L</b> : Power Consumption : Low Power</li> <li>• <b>T</b> : Package Type : TSOP-I</li> <li>• <b>12</b> : Speed : 120ns</li> <li>• <b>C</b> : Temperature : Commercial ( 0 ~ 70 °C )</li> </ul>	
<b>Note</b> <ul style="list-style-type: none"> <li>- Capital Letter : Fixed Item</li> <li>- Small Letter : Non-fixed Item</li> </ul>	

## - Bottom Side

Package	Marking Example									
TSOP-I (Forward)	<table border="1" data-bbox="647 495 1038 533"><tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td></tr></table>	x	x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x	x		

Index	
• xxxxxxxx	: FAB Run No.
<b>Note</b>	
- Capital Letter	: Fixed Item
- Small Letter	: Non-fixed Item