16-bit Proprietary Microcontrollers

CMOS

F2MC-16LX MB90560/565 Series

MB90561/561A/562/562A/F562/F562B/V560 MB90567/568/F568

■ DESCRIPTION

The MB90560/565 series is a general-purpose 16-bit microcontroller designed for industrial, OA, and process control applications that require high-speed real-time processing. The device features a multi-function timer able to output a programmable waveform.


The microcontroller instruction set is based on the same AT architecture as the F²MC-8L and F²MC-16L families with additional instructions for high-level languages, extended addressing modes, enhanced signed multiplication and division instructions, and a complete range of bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word (32-bit) data.

■ FEATURES

- Clock
 - · Internal oscillator circuit and PLL clock multiplication circuit
 - Oscillation clock
 - Clock speed selectable from either the machine clock, main clock, or PLL clock. The main clock is the oscillation clock divided into 2 (0.5 MHz to 8 MHz for a 1 MHz to 16 MHz base oscillation). The PLL clock is the oscillation clock multiplied by one to four (4 MHz to 16 MHz for a 4 MHz base oscillation).
 - Minimum instruction execution time: 62.5 ns (for oscillation = 4 MHz, PLL clock setting = x 4, Vcc = 5.0 V)
- Maximum CPU memory space : 16 MB
 - 24-bit addressing
 - Bank addressing

(Continued)

■ PACKAGES



(Continued)

- Instruction set
 - · Bit, byte, word, and long word data types
 - 23 different addressing modes
 - Enhanced calculation precision using a 32-bit accumulator
 - Enhanced signed multiplication and division instructions and RETI instruction
- Instruction set designed for high level language (C) and multi-tasking
 - · Uses a system stack pointer
 - Symmetric instruction set and barrel shift instructions
- Program patch function (2 address pointers).
- 4-byte instruction queue
- Interrupt function
 - · Priority levels are programmable
 - 32 interrupts
- Data transfer function
 - Extended intelligent I/O service function : Up to 16 channels
- Low-power consumption modes
 - Sleep mode (CPU operating clock stops.)
 - Timebase timer mode (Only oscillation clock and timebase timer continue to operate.)
 - Stop mode (Oscillation clock stops.)
 - CPU intermittent operation mode (The CPU operates intermittently at the specified interval.)
- Package
 - LQFP-64P (FTP-64P-M09: 0.65 mm pin pitch)
 - QFP-64P (FTP-64P-M06 : 1.00 mm pin pitch)
 - SH-DIP (DIP-64P-M01: 1.778 mm pin pitch)
- Process : CMOS technology

■ PERIPHERAL FUNCTIONS (RESOURCES)

I/O ports: 51 ports (max.)
Timebase timer: 1 channel
Watchdog timer: 1 channel
16-bit reload timer: 2 channel

• Multi-function timer

• 16-bit free-run timer: 1 channel

· Output compare: 6 channels

Can output an interrupt request when a match occurs between the count in the 16-bit freerun timer and the value set in the compare register.

• Input capture: 4 channels

On detecting an active edge on the input signal from an external input pin, copies the count value of the 16bit freerun timer to the input capture data register and generates an interrupt request.

- 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) The period and duty of the output pulse can be set by the program.
- Waveform generator (8-bit timer: 3 channels)
- UART : 2 channels
 - Full-duplex, double-buffered (8-bit)
 - Can be set to asynchronous or clock synchronous serial transfer (I/O expansion serial) operation
- DTP/external interrupt circuit (8 channels)
 - External interrupts can activate the extended intelligent I/O service.
 - Generates interrupts in response to external interrupt inputs.

- Delayed interrupt generation module
 - Generates an interrupt request for task switching.
- 8/10-bit A/D converter : 8 channels
 - 8-bit or 10-bit resolution selectable

■ PRODUCT LINEUP

1. MB90560 Series

Part Number	MB90F562/B	MB90562/A	MB90561/A	MB90V560	
Classification	Internal flash memory product	Internal mask	Evaluation product		
ROM size	64 Kt	bytes	32 Kbytes	No ROM	
RAM size	2 Kb	ytes	1 Kbytes	4 Kbytes	
Dedicated emula- tor power supply*	_	_	_	No	
CPU functions	Number of instructions Minimum instruction ex Addressing modes: 23 Program patch function Maximum memory spa	Recution time : 62.5 ns i 3 modes n : 2 address pointers	for a 4 MHz oscillation (with ×4 multiplier)	
Ports	I/O ports (CMOS) : 51				
UART	Full-duplex, double-but Clock synchronous or a Can be used as I/O se Internal dedicated baut 2 channels	asynchronous operation	n selectable		
16-bit reload timer	16-bit reload timer ope 2 channels	ration			
Multi-function timer		nannels nels bit × 6 channels or 16-b	it × 3 channels)) 3-phase waveform out	tput, deadtime output	
8/10-bit A/D converter	8 channels (multiplexe 8-bit or 10-bit resolutio Conversion time: 6.13	n selectable	m machine clock speed	16 MHz)	
DTP/external interrupts	8 channels (8 channels available, shared with A/D input) Interrupt triggers: "L" \rightarrow "H" edge, "H" \rightarrow "L" level, "H" level (selectable)				
Low power consumption modes	Sleep mode, timebase timer mode, stop mode, and CPU intermittent operation mode				
Process	CMOS				
Operating voltage	5 V ± 10%				

^{*:} DIP switch setting (S2) when using the emulation pod (MB2145-507) .
Refer to "2.7 Dedicated Emulator Power Supply" in the "MB2145-507 Hardware Manual" for details.

2. MB90565 Series

Part Number	MB90F568	MB90568	MB90567				
Classification	Internal flash memory product Internal mask ROM product						
ROM size	128 K	bytes	96 Kbytes				
RAM size	4 Kb	ytes	4 Kbytes				
Dedicated emula- tor power supply*	_	_	_				
CPU functions	Number of instructions: 351 Minimum instruction execution Addressing modes: 23 modes Program patch function: 2 add Maximum memory space: 16	dress pointers	llation (with ×4 multiplier)				
Ports	I/O ports (CMOS) : 51						
UART	Can be used as I/O serial	Clock synchronous or asynchronous operation selectable Can be used as I/O serial Internal dedicated baud rate generator					
16-bit reload timer	16-bit reload timer operation 2 channels						
Multi-function timer		el nannels or 16-bit \times 3 channels) er \times 3 channels) 3-phase wavef	orm output, deadtime output				
8/10-bit A/D converter	8 channels (multiplexed input) 8-bit or 10-bit resolution select Conversion time : 6.13 μs (min	able) (for maximum machine clock	speed 16 MHz)				
DTP/external interrupts	8 channels (8 channels available, shared with A/D input) Interrupt triggers: "L" → "H" edge, "H" → "L" edge, "L" level, "H" level (selectable)						
Low power consumption modes	Sleep mode, timebase timer mode, stop mode, and CPU intermittent operation mode						
Process	CMOS						
Operating voltage	3.3 V ± 0.3 V						

^{*:} DIP switch setting (S2) when using the emulation pod (MB2145-507) .
Refer to "2.7 Dedicated Emulator Power Supply" in the "MB2145-507 Hardware Manual" for details.


■ PACKAGE AND CORRESPONDING PRODUCTS


Package	MB90561/A	MB90562/A	MB90F562/B	MB90567	MB90568	MB90F568	MB90V560
FPT-64P-M09 (LQFP-0.65 mm)	0	0	0	0	0	0	×
FPT-64P-M06 (QFP-1.00 mm)	0	0	0	0	0	0	×
DIP-64P-M01 (SH-DIP)	0	0	0	×	×	×	×
PGA-256C-A01 (PGA)	×	×	×	×	×	×	0


 \bigcirc : Available \times : Not available

Note: See the "Package Dimensions" section for details of each package.

■ PIN ASSIGNMENTS







■ PIN DESCRIOTIONS

	Pin No.		Pin	Circuit	State/	
QFPM06	LQFPM09	SDIP	Name	Type*	Function at Reset	Description
23, 24	22, 23	30, 31	X0, X1	А	Oscillator	Connect oscillator to these pins. If using an external clock, leave X1 open.
20	19	27	RST	В	Reset input	External reset input pin
26 to 33	25 to 32	33 to 40	P00 to P07	С		I/O ports
			P10 to P16			I/O ports
34 to 40	33 to 39	41 to 47	INT0 to INT6	С		Can be used as interrupt request inputs ch0 to ch6. In standby mode, these pins can operate as inputs by setting the bits corresponding to EN0 to EN6 to "1" and setting as input ports. When used as a port, set the corresponding bits in the analog input enable register (ADER) to "port".
			P17			I/O port
41	40	48	FRCK	С		External clock input pin for the freerun timer. This pin can be used as an input when set as the clock input for the freerun timer and set as an input port. When used as a port, set the corresponding bit in the analog input enable register (ADER) to "port".
			P20		Port	I/O port
42	41	49	TIN0	D	inputs (Hi-Z outputs)	External clock input pin for reload timer ch0. This pin can be used as an input when set as the external clock input and set as an input port.
			P21			I/O port
43	42	50	TO0	D		Event output pin for reload timer ch0. Output operates when event output is enabled.
			P22			I/O port
44	43	51	TIN1	D		External clock input pin for reload timer ch1. This pin can be used as an input when set as the external clock input and set as an input port.
			P23			I/O port
45	44	52	TO1	D		Event output pin for reload timer ch1. Output operates when event output is enabled.
			P24 to P27			I/O ports
46 to 49	45 to 48	53 to 56	IN0 to	D		Trigger input pins for input capture ch0 to ch3. These pins can be used as an input when set as an input capture trigger input and set as an input port.

^{* :} See "■ I/O CIRCUITS" for details of the circuit types.

	Pin No.		Pin	Cir-	_State/	
QFPM06	LQFPM09	SDIP	Name	cuit Type*	Function at Reset	Description
			P30 to P35			I/O ports
51 to 56	50 to 55	58 to 63	RTO0 to RTO5	Е		Event output pins for the output compare and wave- form generator output pins. The pins output the specified waveform generated by the waveform generator. If not using waveform generation, these terminals enable output compare event output to use as output compare outputs. When used as a port, set the corresponding bits in the analog input enable register (ADER) to "port".
			P36			I/O port
59	58	2	SIN0	D	Port inputs (Hi-Z)	Serial data input pin for UART ch0. This pin is used continuously when input operation is enabled for UART ch0. In this case, do not use as a general input pin.
			P37		(1112)	I/O port
60	59	3	SOT0	D		Serial data output pin for UART ch0. Output operates when UART ch0 output is enabled.
			P40			I/O port
61	60	4	SCK0	D		Serial clock I/O pin for UART ch0. Output operates when UART ch0 clock output is enabled.
62 to 64,	61 to 64,		P41 to P46			I/O ports
1 to 3	1, 2	5 to 10	PPG0 to PPG5	D		Output pins for PPG ch0 to ch5. The outputs operate when output is enabled for PPG ch0 to ch5.
			P50 to P57		Analog	I/O ports
4 to 11	3 to 10	11 to 18	AN0 to AN7	F	Analog inputs	Analog input pins for the A/D converter. Input is available when the corresponding analog input enable register bits are set. (ADER: bit0 to bit7)
12	11	19	AVcc	—	Power supply input	Vcc power supply input pin for A/D converter.
13	12	20	AVR	G	Refer- ence volt- age input	Reference voltage input pin for A/D converter. Ensure that the voltage does not exceed Vcc.
14	13	21	AVss	_	Power supply input	Vss power supply input pin for A/D converter.


^{*:} See "■ I/O CIRCUITS" for details of the circuit types.


	Pin No.		Pin	Circuit	State/	.			
QFPM06	LQFPM09	SDIP	Name	Type*1	Function at Reset	Description			
			P60			I/O port			
15	14	22	SIN1	D		Serial data input pin for UART ch1. This pin is used continuously when input operation is enabled for UART ch1. In this case, do not use as a general input pin.			
			P61			I/O port			
16	15	23	SOT1	D		Serial data output pin for UART ch1. Output operates when UART ch1 output is enabled.			
			P62		Port input	I/O port			
17	16	24	SCK1	D (Hi-Z)		Serial clock I/O pin for UART ch1. Output operates when UART ch1 clock output is enabled.			
			P63			I/O port			
18	17	25	25	25	25	INT7	D		This pin can be used as interrupt request input ch7. In standby mode, this pin can operate as an input by setting the bit corresponding to EN7 to "1" and setting as an input port.
			DTTI			Fixed pin level input pin when RTO0 to RTO5 pins are used. Input is enabled when "input enabled" set in the waveform generator.			
58	57	1	C*2	_	Capacitor pin, pow- er supply input	Capacitor pin for stabilizing the power supply. Connect an external ceramic capacitor of approximately 0.1 μF .			
19	18	26	MD0	В		Input pin for setting the operation mode. Connect directly to Vcc or Vss.			
21	20	28	MD1	В	Mode input pins	Input pin for setting the operation mode. Connect directly to Vcc or Vss.			
22	21	29	MD2	В		Input pin for setting the operation mode. Connect directly to Vss.			
25, 50	24, 49	32, 57	Vss	_	Power	Power supply (GND) input pin			
57	56	64	Vcc		supply inputs	MB90560 series is power supply (5 V) input pin MB90565 series is power supply (3.3 V) input pin			

^{*1 :} See "■ I/O CIRCUITS" for details of the circuit types.

^{*2 :} N.C. on the MB90F568, MB90567, and MB90568

■ I/O CIRCUITS





■ HANDLING DEVICES

Take note of the following nine points when handling devices:

- Do not exceed maximum rated voltage (to prevent latch-up)
- · Supply voltage stability
- Power-on precautions
- · Treatment of unused pins
- Treatment of A/D converter power supply pins
- · Notes on using an external clock
- · Power supply pins
- · Sequence for connecting and disconnecting the A/D converter power supply and analog input pins
- Notes on using the DIV A, Ri and DIVW A, RWi instructions

Device Handling Precautions

(1) Do not exceed maximum rated voltage (to prevent latch-up)

Do not apply a voltage grater than Vcc or less than Vss to the MB90560/565 series input or output pins. Also ensure that the voltage between Vcc and Vss does not exceed the rating. Applying a voltage in excess of the ratings may result in latch-up causing thermal damage to circuit elements.

Similarly, when connecting or disconnecting the power to the analog power supply (AVcc, AVR) and analog inputs (AN0 to AN7), ensure that the analog power supply voltages do not exceed the digital voltage (Vcc).

(2) Supply voltage stability

Rapid changes in the $V_{\rm CC}$ supply voltage may cause the device to misoperate. Accordingly, ensure that the $V_{\rm CC}$ power supply is stable. The standard for power supply voltage stability is a peak-to-peak $V_{\rm CC}$ ripple voltage at the supply frequency (50 to 60 Hz) of 10% or less of $V_{\rm CC}$ and a transient fluctuation in the voltage of 0.1 V/ms or less when turning the power supply on or off.

(3) Power-on precautions

To prevent misoperation of the internal regulator circuit, ensure that the voltage rise time at power-on is at least 50 μ s (between 0.2 V to 2.7 V) .

(4) Treatment of unused pins

Leaving unused input pins unconnected can cause misoperation or permanent damage to the device due to latchup. Always pull-up or pull-down unused pins using a 2 k Ω or larger resistor.


If some I/O pins are unused, either set as outputs and leave open circuit or set as inputs and treat in the same way as input pins.

(5) Treatment of A/D converter power supply pins

If not using the A/D converter, connect the analog power supply pins so that AVcc = AVR = Vcc and AVss = Vss.

(6) Notes on using an external clock

Even if using an external clock, an oscillation stabilization delay time occurs after a power-on reset and when recovering from stop mode in the same way as when an oscillator is connected. When using an external clock, drive the X0 pin only and leave the X1 pin open.



Example of using an external clock

(7) Power supply pins

The multiple V_{CC} and V_{SS} pins are connected together in the internal device design so as to prevent misoperation such as latch-up. However, always connect all V_{CC} and V_{SS} pins to the same potential externally to minimize spurious radiation, prevent misoperation of strobe signals due to increases in the ground level, and maintain the overall output current rating.

Also, ensure that the impedance of the V_{CC} and V_{SS} connections to the power supply is as low as possible. To minimize these problems, connect a bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} . Connect the capacitor close to the V_{CC} and V_{SS} pins.

(8) Sequence for connecting and disconnecting power supply

Do not apply voltage to the A/D converter power supply pins (AVcc, AVR, AVss) or analog inputs (AN0 to AN7) until the digital power supply (Vcc) is turned on. When turning the device off, turn off the digital power supply after disconnecting the A/D converter power supply and analog inputs. When turning the power on or off, ensure that AVR does not exceed AVcc.

When using the I/O ports that share pins with the analog inputs, ensure that the input voltage does not exceed AVcc (turning the analog and digital power supplies on and off simultaneously is OK).


(9) Conditions when output from ports 0 and 1 is undefined


After turning on the power supply, the outputs from ports 0 and 1 are undefined during the oscillation stabilization delay time controlled by the regulator circuit (during the power-on reset) if the \overline{RST} pin level is "L", ports 0 and 1 go to high impedance.

Figures 1 and 2 show the timing (for the MB90F562/B and MB90V560).

Note that this undefined output period does not occur on products without an internal regulator circuit as these products do not have an oscillation stabilization delay time.

(MB90561/A, MB90562/A, MB90F568, and MB90567/8)






*2: Oscillation stabilization delay time:

218/Oscillation clock frequency (approx. 16.38 ms for a 16 MHz oscillation clock frequency)





(10) Notes on using the DIV A, Ri and DIVW A, RWi instructions

The location in which the remainder value produced by the signed division instructions "DIV A, Ri" and "DIVW A, RWi" is stored depends on the bank register. The remainder is stored in an address in the memory bank specified in the bank register.

Set the bank register to "00H" when using the "DIV A, Ri" and "DIVW A, RWi" instructions.


(11) Notes on using REALOS

The extended intelligent I/O service (El²OS) cannot be used when using REALOS.

(12) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the self oscillation circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

■ BLOCK DIAGRAM




^{*:} Channel numbers when used as 8-bit timers. Three channels (ch1, ch3, and ch5) are available when used as 16-bit timers.

Note: The I/O ports share pins with the various peripheral functions (resources).

See the Pin Assignment and Pin Description sections for details.

Note that, if a pin is used by a peripheral function (resource), it may not be used as an I/O port.

■ MEMORY MAP



	Access	prohibited
--	--------	------------

Part No.	Address#1	Address#2	Address#3
MB90561/A	FF8000 _H	008000н	000500н
MB90562/A	FF0000 _H	004000н	000900н
MB90F562/B	FF0000 _H	004000н	000900н
MB90567	FE8000н	004000н	001100н
MB90568	FE0000н	004000н	001100н
MB90F568	FE0000н	004000н	001100н
MB90V560	FE0000н*	004000н*	001100н

^{*: &}quot;V" products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Memory map of MB90560/565 series

- Notes: When specified in the ROM mirror function register, the upper part of 00 bank ("004000H to 00FFFFH") contains a mirror of the data in the upper part of FF bank ("FF4000H to FFFFFFH").
 - See "10. ROM Mirror Function Selection Module" in the Peripheral Functions section for details of the ROM mirror function settings.

Remarks: • The ROM mirror function is provided so the C compiler's small memory model can be used.

- The lower 16 bits of the FF bank and 00 bank addresses are the same. However, as the FF bank ROM area exceeds 48 KBytes, the entire ROM data area cannot be mirrored in 00 bank.
- When using the C compiler's small memory model, locating data tables in the area "FF4000H to FFFFFH" makes the image of the data visible in the "004000H to 00FFFFH" area. This means that data tables located in ROM can be referenced without needing to declare far pointers.

■ I/O MAP

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXX
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXXB
000007н to 00000Fн		Access prohi	bited		
000010н	DDR0	Port 0 direction register	R/W	Port 0	00000000
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014н	DDR4	Port 4 direction register	R/W	Port 4	Х0000000
000015н	DDR5	Port 5 direction register	R/W	Port 5	00000000
000016н	DDR6	Port 6 direction register	R/W	Port 6	XXXX 0 0 0 0 _B
000017н	ADER	Analog input enable register	R/W	Port 5, A/D converter	11111111
000018н to 00001Fн		Access prohi	bited		
000020н	SMR0	Mode register ch0	R/W		00000Х00в
000021н	SCR0	Control register ch0	W, R/W		0 0 0 0 0 1 0 0в
000000	SIDR0	Input data register ch0	R	UART0	VVVVVVV
000022н	SODR0	Output data register ch0	W		XXXXXXX
000023н	SSR0	Status register ch0	R, R/W		00001000в
000024н	SMR1	Mode register ch1	R/W		00000Х00в
000025н	SCR1	Control register ch1	W, R/W		00000100в
000000	SIDR1	Input data register ch1	R	UART1	VVVVVVV
000026н	SODR1	Output data register ch1	W		XXXXXXX
000027н	SSR1	Status register ch1	R, R/W		00001000в
000028н		Access prohi	bited		•
000029н	CDCR0	Communication prescaler control register ch0	R/W	Communication prescaler	0 XXX 0 0 0 0 _B

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
00002Ан		Access prohi		L	
00002Вн	CDCR1	Communication prescaler control register ch1	R/W	Communication prescaler	0 XXX 0 0 0 0 _B
00002Сн to 00002Fн		Access prohi	bited		
000030н	ENIR	DTP/external interrupt enable register	R/W		0 0 0 0 0 0 0 0 0в
000031н	EIRR	DTP/external interrupt request register	R/W	DTP/external	XXXXXXXX
000032н	ELV/D	Request level setting register (lower)	R/W	interrupts	0 0 0 0 0 0 0 0 0в
000033н	ELVR	Request level setting register (upper)	R/W		0 0 0 0 0 0 0 0 0в
000034н	ADCS0	A/D control status register (lower)	R/W		0 0 0 0 0 0 0 0 0в
000035н	ADCS1	A/D control status register (upper)	W, R/W	8/10-bit	0 0 0 0 0 0 0 0 0в
000036н	ADCR0	A/D data register (lower)	R	A/D converter	XXXXXXXX
000037н	ADCR1	A/D data register (upper)	R, W	_	0 0 0 0 0 XXXB
000038н	PRLL0	PPG reload register ch0 (lower)	R/W		XXXXXXXX
000039н	PRLH0	PPG reload register ch0 (upper)	R/W		XXXXXXXX
00003Ан	PRLL1	PPG reload register ch1 (lower)	R/W		XXXXXXXX
00003Вн	PRLH1	PPG reload register ch1 (upper)	R/W	8/16-bit PPG timer	XXXXXXXX
00003Сн	PPGC0	PPG control register ch0 (lower)	R/W		0000001в
00003Dн	PPGC1	PPG control register ch1 (upper)	R/W		0000001в
00003Ен	PCS01	PPG clock control register ch0, ch1	R/W		0 0 0 0 0 0 XXB
00003Fн		Access prohi	bited		
000040н	PRLL2	PPG reload register ch2 (lower)	R/W		XXXXXXXX
000041н	PRLH2	PPG reload register ch2 (upper)	R/W		XXXXXXXX
000042н	PRLL3	PPG reload register ch3 (lower)	R/W		XXXXXXXXB
000043н	PRLH3	PPG reload register ch3 (upper)	R/W	8/16-bit PPG timer	XXXXXXXX
000044н	PPGC2	PPG control register ch2 (lower)	R/W		0000001в
000045н	PPGC3	PPG control register ch3 (upper)	R/W		0000001в
000046н	PCS23	PPG clock control register ch2, ch3	R/W		0 0 0 0 0 0 XXB
000047н		Access prohi	bited		
000048н	PRLL4	PPG reload register ch4 (lower)	R/W		XXXXXXXX
000049н	PRLH4	PPG reload register ch4 (upper)	R/W		XXXXXXXX
00004Ан	PRLL5	PPG reload register ch5 (lower)	R/W	8/16-bit PPG timer	XXXXXXXX
00004Вн	PRLH5	PPG reload register ch5 (upper)	R/W		XXXXXXXX
00004Сн	PPGC4	PPG control register ch4 (lower)	R/W		0000001в

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
00004Дн	PPGC5	PPG control register ch5 (upper)	R/W	0/4 C hit DDC times	0000001в
00004Ен	PCS45	PPG clock control register ch4, ch5	R/W	8/16-bit PPG timer	0 0 0 0 0 0 XXB
00004Fн		Access prohi	bited		
000050н	TMRR0	8-bit reload register ch0	R/W		XXXXXXXXB
000051н	DTCR0	8-bit timer control register ch0	R/W		0 0 0 0 0 0 0 0в
000052н	TMRR1	8-bit reload register ch1	R/W	Ī	XXXXXXXXB
000053н	DTCR1	8-bit timer control register ch1	R/W Waveform generator		0 0 0 0 0 0 0 0 В
000054н	TMRR2	8-bit reload register ch2	R/W	generator	XXXXXXXXB
000055н	DTCR2	8-bit timer control register ch2	R/W		0 0 0 0 0 0 0 0 В
000056н	SIGCR	Waveform control register	R/W		0 0 0 0 0 0 0 0в
000057н		Access prohi	bited	1	
000058н	ODOL D	Compare clear register (lower)	R/W		XXXXXXXXB
000059н	CPCLR	Compare clear register (upper)	R/W	1	XXXXXXXXB
00005Ан	TODT	Timer data register (lower)	R/W	16-bit freerun	0 0 0 0 0 0 0 0в
00005Вн	TCDT	Timer data register (upper)	R/W	timer	0 0 0 0 0 0 0 0 В
00005Сн	TOOC	Timer control/status register (lower)	R/W		0 0 0 0 0 0 0 0в
00005Дн	TCCS	Timer control/status register (upper)	R/W		0 XX 0 0 0 0 0 _B
00005Ен		A	h:tod		
00005Fн		Access prohi	Dited		
000060н	IPCP0	Input capture data register ch0 (lower)	R		XXXXXXXXB
000061н	IPCPU	Input capture data register ch0 (upper)	R		XXXXXXXXB
000062н	IPCP1	Input capture data register ch1 (lower)	R		XXXXXXXXB
000063н	IPCPT	Input capture data register ch1 (upper)	R		XXXXXXXXB
000064н	IDCD2	Input capture data register ch2 (lower)	R	Input capture	XXXXXXXXB
000065н	IPCP2	Input capture data register ch2 (upper)	R		XXXXXXXXB
000066н	IPCP3	Input capture data register ch3 (lower)	R		XXXXXXXXB
000067н	IPCP3	Input capture data register ch3 (upper)	R		XXXXXXXXB
000068н	ICS01	Input capture control register 01	R/W		00000000
000069н		Access prohi	bited	•	1
00006Ан	ICS23	Input capture control register 23	R/W	Input capture	00000000
00006Вн to 00006Ен		Access prohi	bited		(Continued)

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
00006Fн	ROMM	ROM mirror function selection register	W	ROM mirror function selection module	XXXXXXX 1 _B
000070н	OCCP0	Compare register ch0 (lower)	R/W		XXXXXXXXB
000071н	OCCFU	Compare register ch0 (upper)	R/W		XXXXXXXX
000072н	OCCP1	Compare register ch1 (lower)	R/W		XXXXXXXX
000073н	OCCFI	Compare register ch1 (upper)	R/W		XXXXXXXXB
000074н	OCCP2	Compare register ch2 (lower)	R/W		XXXXXXXXB
000075н	UCCP2	Compare register ch2 (upper)	R/W	†	XXXXXXXXB
000076н	OCCP3	Compare register ch3 (lower)	R/W		XXXXXXXXB
000077н	UCCP3	Compare register ch3 (upper)	R/W	†	XXXXXXXXB
000078н	00004	Compare register ch4 (lower)	R/W	0	XXXXXXXXB
000079н	OCCP4	Compare register ch4 (upper)	R/W	Output compare	XXXXXXXX
00007Ан	00005	Compare register ch5 (lower)	R/W		XXXXXXXX
00007Вн	OCCP5	Compare register ch5 (upper)	R/W		XXXXXXXX
00007Сн	OCS0	Compare control register ch0 (lower)	R/W		0 0 0 0 XX 0 0 _B
00007Dн	OCS1	Compare control register ch1 (upper)	R/W		XXX 0 0 0 0 0 _B
00007Ен	OCS2	Compare control register ch2 (lower)	R/W		0 0 0 0 XX 0 0 _B
00007Fн	OCS3	Compare control register ch3 (upper)	R/W		XXX 0 0 0 0 0 _B
000080н	OCS4	Compare control register ch4 (lower)	R/W		0 0 0 0 XX 0 0 _B
000081н	OCS5	Compare control register ch5 (upper)	R/W		XXX 0 0 0 0 0 _B
000082н	TMCSR0:L	Timer control status register ch0 (lower)	R/W		0 0 0 0 0 0 0 0 0в
000083н	TMCSR0:H	Timer control status register ch0 (upper)	R/W		XXXX 0 0 0 0 _B
000004	TMR0	16-bit timer register ch0 (lower)	R		XXXXXXXXB
000084н	TMRLR0	16-bit reload register ch0 (lower)	W		XXXXXXXX
000005	TMR0	16-bit timer register ch0 (upper)	R		XXXXXXXX
000085н	TMRHR0	16-bit reload register ch0 (upper)	W	40 64 0010 0 14 000 0	XXXXXXXX
000086н	TMCSR1:L	Timer control status register ch1 (lower)	R/W	16-bit reload timer	0 0 0 0 0 0 0 0 0в
000087н	TMCSR1:H	Timer control status register ch1 (upper)	R/W		XXXX 0 0 0 0 _B
000000	TMR1	16-bit timer register ch1 (lower)	R	1	XXXXXXXXB
000088н	TMRLR1	16-bit reload register ch1 (lower)	W		XXXXXXXX
000000	TMR1	16-bit timer register ch1 (upper)	R		XXXXXXXX
000089н	TMRHR1	16-bit reload register ch1 (upper)	W	1	XXXXXXXXB

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value	
00008Ан to 00008Вн		Access prohibited				
00008Сн	RDR0	Port 0 pull-up resistor setting register	R/W	Port 0	0 0 0 0 0 0 0 0 В	
00008Dн	RDR1	Port 1 pull-up resistor setting register	R/W	Port 1	0 0 0 0 0 0 0 0 _B	
00008Ен to 00009Dн		Access prohi	bited			
00009Ен	PACSR	Program address detection control status register	R/W	Address match detection	0 0 0 0 0 0 0 0 0в	
00009Fн	DIRR	Delayed interrupt request/clear register	R/W	Delayed interrupt	XXXXXXX 0 _B	
0000А0н	LPMCR	Low power consumption mode register	W, R/W	Low power consumption control circuit	0 0 0 1 1 0 0 0в	
0000А1н	CKSCR	Clock selection register	R, R/W	Clock	11111100в	
0000A2н to 0000A7н		Access prohibited				
0000А8н	WDTC	Watchdog control register	R/W	Watchdog timer	1 XXXX 1 1 1 _B	
0000А9н	TBTC	Timebase timer control register	W, R/W	Timebase timer	1 XX 0 0 1 0 0 _B	
0000AAн to 0000ADн		Access prohi	bited			
0000АЕн	FMCS	Flash memory control status register	R, W, R/W	Flash memory	0 0 0 0 0 0 0 0 0в	
0000АГн		Access prohi	bited			
0000В0н	ICR00	Interrupt control register 00 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
ООООВОН	ICKUU	Interrupt control register 00 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В1н	ICR01	Interrupt control register 01 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
0000D TH	ICIXUT	Interrupt control register 01 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В2н	ICR02	Interrupt control register 02 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
0000BZH	101102	Interrupt control register 02 (for reading)	R, R/W	Interrupts	ХХ 0 0 0 1 1 1в	
0000ВЗн	ICR03	Interrupt control register 03 (for writing)	W, R/W	піспаріз	XXXX 0 1 1 1 _B	
3000 D 0n	101100	Interrupt control register 03 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В4н	ICR04	Interrupt control register 04 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
3000D4H	101104	Interrupt control register 04 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В5н	ICR05	Interrupt control register 05 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
3000 D 0H	101100	Interrupt control register 05 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value	
0000000	ICDOC	Interrupt control register 06 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
0000В6н	ICR06	Interrupt control register 06 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
000007	ICR07	Interrupt control register 07 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
0000В7н	ICKU/	Interrupt control register 07 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В8н	ICR08	Interrupt control register 08 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
ООООВОН	ICKUO	Interrupt control register 08 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В9н	ICR09	Interrupt control register 09 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
ООООБЭН	ICKU9	Interrupt control register 09 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВАн	ICR10	Interrupt control register 10 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
ООООВАН	ICKIU	Interrupt control register 10 (for reading)	R, R/W	Interrupts	ХХ 0 0 0 1 1 1в	
0000ВВн	ICR11	Interrupt control register 11 (for writing)	W, R/W	interrupts	XXXX 0 1 1 1в	
ООООВВН	ICIXII	Interrupt control register 11 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВСн	ICR12	Interrupt control register 12 (for writing)	W, R/W		XXXX 0 1 1 1в	
ООООВСН	ICK12	Interrupt control register 12 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВДн	ICR13	Interrupt control register 13 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
ООООВЬН	ICIXIS	Interrupt control register 13 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВЕн	ICR14	Interrupt control register 14 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
OOODL	101114	Interrupt control register 14 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000BFн	ICR15	Interrupt control register 15 (for writing)	W, R/W		XXXX 0 1 1 1 _B	
ООООБГН	101(10	Interrupt control register 15 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	
0000С0н to 0000FFн		Unused area				
000100н to #н		RAM area				
#н to 001FEFн		Reserved area				
001FF0н		Program address detection register ch0 (lower)	R/W		XXXXXXXX	
001FF1н	PADR0	Program address detection register ch0 (middle)	R/W	Address match detection	XXXXXXXX	
001FF2н		Program address detection register ch0 (lower)	R/W		XXXXXXXX	
					(Continued)	

(Continued)

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value	
001FF3н		Program address detection register ch1 (lower)	R/W		XXXXXXXX	
001FF4н	PADR1	Program address detection register ch1 (middle)	R/W	Address match detection	XXXXXXXX	
001FF5н		Program address detection register ch1 (lower)	R/W		XXXXXXXX	
001FF6н to 001FFFн		Unused area				

• Read/write notation

R/W : Reading and writing permitted

R : Read-only W : Write-only

• Initial value notation

0 : Initial value is "0".1 : Initial value is "1".

X : Initial value is undefined.

■ INTERRUPTS, INTERRUT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt	El ² OS Sup-	Interrupt Vector		Interrupt Control Register		Priori-	
·	port	N	o. [*]	Address	ICR	Address	ty
Reset	×	#08	08н	FFFFDCH	_	_	High
INT 9 instruction	×	#09	09н	FFFFD8 _H	_	_	
Exception	×	#10	0Ан	FFFFD4 _H	_	_	1
A/D converter conversion complete	0	#11	0Вн	FFFFD0 _H	ICR00	0000В0н	1 🕈
Output compare channel 0 match	Δ	#13	0Дн	FFFFC8 _H	ICD04	0000D4	
8/16-bit PPG timer 0 counter borrow	Δ	#14	0Ен	FFFFC4 _H	ICR01	0000В1н	
Output compare channel 1 match	Δ	#15	0Гн	FFFFC0 _H	IODOO	000000	
8/16-bit PPG timer 1 counter borrow	Δ	#16	10н	FFFFBC⊢	ICR02	0000В2н	
Output compare channel 2 match	Δ	#17	11н	FFFFB8 _H	ICDOO	000000	
8/16-bit PPG timer 2 counter borrow	Δ	#18	12н	FFFFB4 _H	ICR03	0000ВЗн	
Output compare channel 3 match	Δ	#19	13н	FFFFB0 _H	ICR04	0000B4	
8/16-bit PPG timer 3 counter borrow	Δ	#20	14н	FFFFACH	ICKU4	0000В4н	
Output compare channel 4 match	Δ	#21	15н	FFFFA8 _H	ICDOF	000005	
8/16-bit PPG timer 4 counter borrow	Δ	#22	16н	FFFFA4 _H	ICR05	0000В5н	
Output compare channel 5 match	Δ	#23	17н	FFFFA0 _H	ICR06	0000В6н	
8/16-bit PPG timer 5 counter borrow	Δ	#24	18н	FFFF9C _H	ICRU6		
DTP/external interrupt channel 0/1 detection	Δ	#25	19н	FFFF98 _H	ICR07	000007	
DTP/external interrupt channel 2/3 detection	Δ	#26	1Ан	FFFF94 _H	ICR07	0000В7н	
DTP/external interrupt channel 4/5 detection	Δ	#27	1Вн	FFFF90 _H	ICDO	000000	
DTP/external interrupt channel 6/7 detection	Δ	#28	1Сн	FFFF8C _H	ICR08	0000В8н	
8-bit timer 0/1/2 counter borrow	×	#29	1Dн	FFFF88 _H	ICBOO	000000	
16-bit reload timer 0 underflow	0	#30	1Ен	FFFF84 _H	ICR09	0000В9н	
16-bit freerun timer overflow	×	#31	1Fн	FFFF80 _H	ICR10	0000ВАн	
16-bit reload timer 1 underflow	0	#32	20н	FFFF7C _H	ICKIU	HAGUUUU	
Input capture channel 0/1	0	#33	21н	FFFF78 _H	ICD11	000000	
16-bit freerun timer clear	×	#34	22н	FFFF74 _H	ICR11	0000ВВн	
Input capture channel 2/3	0	#35	23н	FFFF70 _H	ICR12	0000ВСн	
Timebase timer	×	#36	24н	FFFF6C _H	IUK IZ	UUUUDCH	
UART1 receive	0	#37	25н	FFFF68 _H	ICR13	0000ВDн	
UART1 send	Δ	#38	26н	FFFF64 _H	ICKIS	HUDDUU	
UART0 receive	0	#39	27н	FFFF60 _H	ICD14	00000	
UART0 send	Δ	#40	28н	FFFF5C _H	ICR14	0000ВЕн	
Flash memory status	×	#41	29н	FFFF58 _H	ICD45	00000]
Delay interrupt output module	×	#42	2Ан	FFFF54 _H	ICR15	0000ВГн	Low

- : Supported
- \times : Not supported
- : Supported, includes EI²OS stop function
- $\triangle\;$: Available if the interrupt that shares the same ICR is not used.
- *: If two or more interrupts with the same level occur simultaneously, the interrupt with the lower interrupt vector number has priority

■ PERIPHERAL FUNCTIONS

1. I/O Ports

- The I/O ports can be used as general-purpose I/O ports (parallel I/O ports) . The MB90560/565 series have 7 ports (51 pins) . The ports share pins with the inputs and outputs of the peripheral functions.
- The port data registers (PDR) are used to output data to the I/O pins and read the data input from the I/O ports. Similarly, the port direction registers (DDR) set the I/O direction (input or output) for each individual port bit


• The following table lists the I/O ports and the peripheral functions with which they share pins.


	Pin Name (Port)	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00-P07	_	Not shared
Port 1	P10-P16	INT0-INT6	External interrupts
FOILT	P17	FRCK	Freerun timer external input
Port 2	P20-P23	TIN0, TO0, TIN1, TO1	16-bit reload timer 0 and 1
FOIL 2	P24-P27	IN0-IN3	Input capture 0 to 3
Port 3	P30-P35	RTO0-RTO5	Output compare
Full 3	P36, P37	SIN0, SOT0	UART0
Port 4	P40	SCK0	UART0
F 011 4	P41-P46	PPG0-PPG5	8/16-bit PPG timer
Port 5	P50-P57	AN0-AN7	8/10-bit A/D converter
	P60-P62	SIN1, SOT1, SCK1	UART1
Port 6	P63	INT7	External interrupts
	F 03	DTTI	Waveform generator


Notes: • Pins P30 to P35 of port 3 can drive a maximum of IoL = 12 mA.

• Port 5 shares pins with the analog inputs. When using port 5 pins as a general-purpose ports, ensure that the corresponding analog input enable register (ADER) bits are set to "0_B". ADER is initialized to "FF_H" after a reset.


• Block diagram for port 0 and 1 pins







• Block diagram for port 5 pins



- Notes: When using as an input port, set the corresponding bit in the port 5 direction register (DDR5) to "0" and set the corresponding bit in the analog input enable register (ADER) to "0".
 - When using as an analog input pin, set the corresponding bit in the port 5 direction register (DDR5) to "0" and set the corresponding bit in the analog input enable register (ADER) to "1".

2. Timebase Timer

- The timebase timer is an 18-bit freerun timer (timebase timer/counter) that counts up synchronized with the main clock (oscillation clock: HCLK divided into 2).
- The timer can generate interrupt requests at a specified interval, with four different interval time settings available.
- The timer supplies the operating clock for peripheral functions including the oscillation stabilization delay timer and watchdog timer.

· Timebase timer interval settings

Internal Count Clock Period	Interval Time
	2 ¹² /HCLK (approx. 1.024 ms)
2/HCLK (0.5	2 ¹⁴ /HCLK (approx. 4.096 ms)
2/HCLK (0.5 μs)	2 ¹⁶ /HCLK (approx. 16.384 ms)
	2 ¹⁹ /HCLK (approx. 131.072 ms)

Notes: • HCLK: Oscillation clock frequency


• The values enclosed in () indicate the times for a clock frequency of 4 MHz.

· Period of clocks supplied from timebase timer

Peripheral Function	Clock Period
	210/HCLK (approx. 0.256 ms)
Oscillation stabilization delay for	2 ¹³ /HCLK (approx. 2.048 ms)
the main clock	2 ¹⁵ /HCLK (approx. 8.192 ms)
	217/HCLK (approx. 32.768 ms)
	212/HCLK (approx. 1.024 ms)
Watahdag timor	2 ¹⁴ /HCLK (approx. 4.096 ms)
Watchdog timer	2 ¹⁶ /HCLK (approx. 16.384 ms)
	2 ¹⁹ /HCLK (approx. 131.072 ms)

Notes: • HCLK: Oscillation clock frequency

• The values enclosed in () indicate the times for a clock frequency of 4 MHz.



The actual interrupt request number for the timebase timer is:

Interrupt request number: #36 (24H)

3. Watchdog Timer

- The watchdog timer is a timer/counter used to detect faults such as program runaway.
- The watchdog timer is a 2-bit counter that counts the clock signal from the timebase timer or clock timer.
- Once started, the watchdog timer must be cleared before the 2-bit counter overflows. If an overflow occurs, the CPU is reset.

· Interval time for the watchdog timer

HCLK : Oscillation Clock (4 MHz)				
Min.	Max.	Clock Period		
Approx. 3.58 ms	Approx. 4.61 ms	2 ¹⁴ ± 2 ¹¹ / HCLK		
Approx. 14.33 ms	Approx. 18.30 ms	2 ¹⁶ ± 2 ¹³ / HCLK		
Approx. 57.23 ms	Approx. 73.73 ms	2 ¹⁸ ± 2 ¹⁵ / HCLK		
Approx. 458.75 ms	Approx. 589.82 ms	2 ¹⁸ ± 2 ¹⁵ / HCLK		

Notes: • The difference between the maximum and minimum watchdog timer interval times is due to the timing when the counter is cleared.

 As the watchdog timer is a 2-bit counter that counts the carry-up signal from the timebase timer or clock timer, clearing the timebase timer (when operating on HCLK) or the clock timer (when operating on SCLK) lengthens the time until the watchdog timer reset is generated.

· Watchdog timer count clock


WTC : WDCS	HCLK : Oscillation clock PCLK : PLL clock	
"0"	Prohibited setting	
"1"	Count the timebase timer output.	

Events that stop the watchdog timer

- 1 : Stop due to a power-on reset
- 2: Watchdog reset

· Events that clear the watchdog timer

- 1 : External reset input from the \overline{RST} pin.
- 2: Writing "0" to the software reset bit.
- 3: Writing "0" to the watchdog control bit (second and subsequent times).
- 4: Changing to sleep mode (clears the watchdog timer and temporarily halts the count).
- 5: Changing to timebase timer mode (clears the watchdog timer and temporarily halts the count).
- 6 : Changing to stop mode (clears the watchdog timer and temporarily halts the count) .



4. 16-Bit Reload Timers 0 and 1 (With Event Count Function)

- The 16-bit reload timers have the following functions.
- The count clock can be selected from three internal clocks or the external event clock.
- An interrupt to the CPU can be generated when an underflow occurs on 16-bit reload timer 0 or 1. This interrupt allows the timers to be used as interval timers.
- Two different operation modes can be selected when an underflow occurs on 16-bit reload timer 0 or 1: oneshot mode in which timer operation halts when an underflow occurs or reload mode in which the value in the reload register is loaded into the timer and counting continues.
- Extended intelligent I/O service (EI2OS) is supported.
- The MB90560/565 series contains two 16-bit reload timer channels.

• 16-bit reload timer operation modes

Count Clock	Start Trigger	Operation When an Underflow Occurs
	Software trigger	One-shot mode
Internal clock	Software trigger	Reload mode
Internal Clock	External trigger	One-shot mode
	External trigger	Reload mode
Event count mode	Software trigger	One-shot mode
(external clock mode)	Software trigger	Reload mode


Interval times for the 16-bit reload timers

Count Clock	Count Clock Period	Example of Interval Times
	2¹/φ (0.125 μs)	0.125 μs to 8.192 ms
Internal clock	2³/φ (0.5 μs)	0.5 μs to 32.768 ms
	25/φ (2.0 μs)	2.0 μs to 131.1 ms
Event count mode	2³/φ or longer	0.5 μs or longer

Note: The values enclosed in () and the example of interval times is for a machine clock frequency of 16 MHz. \$\phi\$ is the machine clock frequency value for the calculation.

Remarks: 16-bit reload timer 0 can be used to generate the baud rate for UART0.

16-bit reload timer 1 can be used to generate the baud rate for UART1 and activation trigger for the A/D converter.



5. Multi-Function Timer

• Based on the 16-bit freerun timer, the multi-function timer can be used to generate 12 independent waveform outputs and to measure input pulse widths and external clock periods.

Structure of multi-function timer

16-bit freerun timer	16-bit output compare	16-bit input capture	8/16-bit PPG timer	Waveform generator
1 ch	6 ch	4 ch	8 bit \times 6 ch 16 bit \times 3 ch	8-bit timer × 3 ch

• 16-bit freerun timer (1 channel)

The 16-bit freerun timer consists of a 16-bit up-counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler.

The count output value from the 16-bit freerun timer provides the base time for the input capture and output compare functions.

- The count clock can be selected from the following eight clocks:
 1/φ, 2/φ, 4/φ, 8/φ, 16/φ, 32/φ, 64/φ, 128/φ
- An interrupt can be generated when the 16-bit freerun timer overflows or when the 16-bit freerun timer count is cleared to "0000H" due to a match occurring between the value in the compare clear register (CPCLR) and the count in the 16-bit freerun timer (TCCS: ICRE = "1", MODE = "1").
- The 16-bit freerun timer is cleared to "0000H" when a reset occurs, on setting the timer clear bit (SCLR) in the
 timer control status register (TCCS), when a compare match occurs between the 16-bit freerun timer count
 and the value in the compare clear register (CPCLR) (TCCS: MODE = "1"), or by writing "0000H" to the timer
 data register (TCDT).

Output compare (6 channels)

The output compare unit consists of compare registers (OCCP0 to OCCP5), compare control registers (OCS0 to OCS5), and compare output latches.

When a match occurs between a compare register (OCCP0 to OCCP5) value and the count from the 16-bit freerun timer, the output compare can invert the level of the corresponding output compare pin and generate an interrupt.

- The compare registers (OCCP0 to OCCP5) operate independently for each channel. Each of the compare registers (OCCP0 to OCCP5) has a corresponding output pin and an interrupt request flag in the channel's compare control register (lower) (OCS0, OCS2, OCS4).
- Two channels of the compare registers (OCCP0 to OCCP5) can be used to invert the output pins.
- An interrupt can be output when a match occurs between a compare register (OCCP0 to OCCP5) and the count from the 16-bit freerun timer (OCS0, OCS2, OCS4: IOP0 = "1", IOP1 = "1"). (OCS0, OCS2, OCS4: IOE0 = "1", IOE1 = "1")
- The initial output levels for the output compare pins can be set.

• Input capture (4 channels)

The input capture consists of external input pins (IN0 to IN3), corresponding input capture data registers (IPCP0 to IPCP3), and input capture control status registers (ICS01, ICS23).

The input capture can transfer the count value from the 16-bit freerun timer to the input capture data register (IPCP0 to IPCP3) and output an interrupt on detecting an active edge on the signal input from the external input pin.

- Each channel of the input capture operates independently.
- The active edge (rising edge, falling edge, or either edge) on the external signal can be specified.

• An interrupt can be generated when an active edge is detected on the external signal (ICS01, ICS23 : ICE0 = "1", ICE1 = "1", ICE2 = "1", ICE3 = "1") .

• 8/16-bit PPG timer (8-bit : 6 channels, 16-bit : 3 channels)

The 8/16-bit PPG timer consists of an 8-bit down counter (PCNT), PPG control registers (PPGC0 to PPGC 5), PPG clock control registers (PCS01, PCS23, PCS45), and PPG reload registers (PRLL0 to PRLL5, PRLH0 to PRLH5).

When used as an 8/16-bit reload timer, the PPG operates as an event timer. The PPG can also be used to output pulses with specified frequency and duty ratio.

- 8-bit PPG mode
 - Each channel operates as an independent 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode ch0 (ch2, ch4) operates as an 8-bit prescaler and ch1 (ch3, ch5) operates as a variable frequency PPG by counting up on the borrow output from ch0 (ch2, ch4) .
- 16-bit PPG mode ch0 (ch2, ch4) and ch1 (ch3, ch5) operate together as a 16-bit PPG.
- PPG operation

Outputs pulses with the specified frequency and duty ratio (ratio of "H" level period and "L" level period), and can also be used as a D/A converter when combined with an external circuit.

Waveform generator


The waveform generator consists of an 8-bit timer, 8-bit timer control registers (DTCR0 to DTCR2), 8-bit reload registers (TMRR0 to TMRR2), and waveform control register (SIGCR).


The waveform generator can generate a DC chopper output or non-overlapping three-phase waveform output for inverter control using the realtime outputs (RT0 to RT5) and 8/16-bit PPG timer.


- A non-overlapping waveform can be generated by using the 8-bit timer as a deadtime timer and adding a non-overlap time delay to the PPG timer pulse output. (Deadtime timer function)
- A non-overlapping waveform can be generated by using the 8-bit timer as a deadtime timer and adding a non-overlap time delay to the realtime outputs (RT1, RT3, RT5). (Deadtime timer function)
- A GATE signal can be generated when a match occurs between the count from the 16-bit freerun timer and compare register in the output compare (OCCP0 to OCCP5) (rising edge on realtime output (RT)) to control the PPG timer operation. (GATE function)
- Can control the RTO0 to RTO5 pin outputs using the DTTI pin input.

 By making the DTTI pin input clockless, the pins can be controlled externally even when the oscillation clock is halted. (The level for each pin can be set by the program.) However, the I/O ports (P30 to P35) must have been set beforehand as outputs and the output values set in the port 3 data register (PDR3).

- · Block diagram
- 16-bit freerun timer, input capture, and output compare







6. UART

(1) Overview

- The UART is a general-purpose serial communications interface for performing synchronous or asynchronous (start-stop synchronization) communications with external devices.
- The interface provides both a bi-directional communication function (normal mode) and a master-slave communication function (multi-processor mode) .
- The UART can generate interrupt requests at receive complete, receive error detected, and transmit complete timings. Also the UART supports EI²OS.

• UART functions

The UART is a general-purpose serial communications interface for sending serial data to and from other CPUs and peripheral devices.

	Function
Data buffer	Full-duplex double-buffered
Transmission modes	Clock synchronous (no start and stop bits) Clock asynchronous (start-stop synchronization)
Baud rate	 Max. 2 MHz (for a 16 MHz machine clock) Baud rate generated by dedicated baud rate generator Baud rate generated by external clock (clock input from SCK0 and SCK1 pins) Baud rate generated by internal clock (clock supplied from 16-bit reload timer) Eight different baud rate settings are available.
Number of data bits	7 bits (asynchronous normal mode only)8 bits
Signal format	Non return to zero (NRZ) format
Receive error detection	Framing errorsOverrun errorsParity errors (not available in multi-processor mode)
Interrupt requests	 Receive interrupt (Receive complete or receive error detected) Transmit interrupt (Transmission complete) Both transmit and receive support the extended intelligent I/O service (EI²OS) .
Master/slave communication function (multi-processor mode)	Used for 1 (master) to n (slave) communications. (Can only be used as master)

Note: The UART does not add the start and stop bits in clock synchronous mode. In this case, only data is transmitted.

• UART operation modes

Operation Mode		No. of D	No. of Data Bits		No. of Stop Bits	
		No Parity	With Parity	Synchronization	No. or Stop Bits	
0	Normal mode	7 or 8	8 bits	Asynchronous	1 or 2 bits*2	
1	Multi-processor mode	8 + 1 ^{*1}		Asynchronous	1 Of 2 Dits	
2	Clock synchronous mode	8		Synchronous	None	

^{—:} Not available

• UART interrupts and El²OS

Interrupt	Interrupt Reg				Iress	El ² OS	
mterrupt	No.	Register Name	Address	Lower	Upper	Bank	EI-O3
UART1 receive interrupt	#37 (25н)	ICR13	0000ВDн	FFFF68 _H	FFFF69 _H	FFFF6A _H	0
UART1 send interrupt	#38 (26н)	ICR13	0000ВDн	FFFF64 _H	FFFF65 _H	FFFF66 _H	Δ
UART0 receive interrupt	#39 (27н)	ICR14	0000ВЕн	FFFF60 _H	FFFF61 _H	FFFF62 _H	0
UART0 send interrupt	#40 (28н)	ICR14	0000ВЕн	FFFF5C _H	FFFF5D _H	FFFF5E _H	Δ

[•] The UART has a function to halt El²OS if a receive error is detected.

^{*1 :} The "+1" represents the address/data (A/D) bit used for communication control.

^{*2 :} Only 1 stop bit supported for receiving.


 $[\]triangle\;$: Available when the interrupt shared with ICR13 or ICR14 is not used.

(2) UART structure

The UART consists of the following 11 blocks:

- Clock selector
- Receive control circuit
- Transmission control circuit
- Receive status evaluation circuit
- Receive shift register
- Transmission shift register
- Mode registers (SMR0, SMR1)
- Control registers (SCR0, SCR1)
- Status registers (SSR0, SSR1)
- Input data registers (SIDR0, SIDR1)
- Output data registers (SODR0, SODR1)

• Block diagram



Clock selector

Selects the send/receive clock from either the dedicated baud rate generator, external input clock (clock input to SCK0 or SCK1 pin), or internal clock (clock supplied by 16-bit reload timer).

Receive control circuit

The receive control circuit consists of a receive bit counter, start bit detection circuit, and receive parity counter. The receive bit counter counts the received data bits and outputs a receive interrupt request when the required number of data bits have been received. The start bit detection circuit detects the start bit on the serial input signal. On detecting a start bit, the receive data is shifted to the input data register (SIDR0 or SIDR1) in accordance with the specified transfer speed. The receive parity counter calculates the parity of the received data if parity is selected.

Transmission control circuit

The transmission control circuit consists of a transmission bit counter, transmission start circuit, and transmission parity counter. The transmission bit counter counts the transmitted data bits and outputs a transmit interrupt request when the required number of data bits have been sent. The transmission start circuit starts transmission when data is written to the output data register (SODR0 or SODR1). The transmission parity counter generates the parity bit for the transmitted data when parity is selected.

· Receive shift register

The receive shift register captures the data input from the SIN0 or SIN1 pin by shifting one bit at a time then transfers the received data to the input data register (SIDR0 or SIDR1) when reception completes.

· Transmission shift register

The transmission data is transferred from the output data register (SODR0 or SODR1) to the transmission shift register and output from the SOT0 or SOT1 pin by shifting one bit at a time.

Mode register (SMR0, SMR1)

Set the operation mode, baud rate clock and serial clock input/output control, and enables output for the serial data pin.

Control register (SCR0, SCR1)

Specifies whether to use parity, the type of parity, number of stop bits and data bits and the frame data format for operation mode 1, to clear the receive error flag bit, and to enable or disable send and receive operation.

Status register (SSR0, SSR1)

Stores the send/receive and error status information, set the serial data transfer direction, and enables or disables the send and receive interrupt requests.

Input data register (SIDR0, SIDR1)

Stores the received data.

Output data register (SODR0, SODR1)

Set the transmission data. The data set in the output data register is converted to serial format and output.

7. DTP/External Interrupt Circuit

(1) Overview of the DTP/external interrupt circuit

The DTP (Data Transfer Peripheral) /external interrupt circuit detects interrupt requests input to the external interrupt input pins (INT7 to INT0) and outputs interrupt requests.

• DTP/external interrupt circuit functions

The DTP/external interrupt function detects edge or level signals input to the external interrupt input pins (INT7 to INT0) and outputs interrupt requests.

The interrupt request is received by the CPU and, if the extended intelligent I/O service (El²OS) is enabled, El²OS performs automatic data transfer (DTP function) then passes control to the interrupt handler routine on completion. If El²OS is disabled, control passes directly to the interrupt handler routine without performing automatic data transfer (DTP function).

• Overview of the DTP/external interrupt circuit

	External Interrupt	DTP Function		
Input pins	8 channels (P10/INT0 to P16/INT6, P63/I	NT7)		
Interrupt conditions	The level or edge to detect can be set independently for each pin in the detection level setup register (ELVR) .			
	"L" level, "H" level, rising edge, or falling edge input			
Interrupt number	t number #25 (19 _H) to #28 (1C _H)			
Interrupt control	Interrupts can be enabled or disabled in the DTP/external interrupt enable register (ENIR) .			
Interrupt flag	The DTP/external interrupt request registe	er (ENRR) stores interrupt requests.		
Processing selection	election Set El ² OS to disabled (ICR : ISE = 0) Set El ² OS to enable			
Operation	Jumps to interrupt handler routine	Jumps to interrupt handler routine after automatic data transfer by El ² OS completes.		

ICR: Interrupt control register

DTP/external interrupt circuit interrupts and El²OS

Channel	Interrupt No.	Interrupt Control Register		Vector Table Address			El ² OS
Chamilei		Register Name	Address	Lower	Upper	Bank	EI-O3
INT0/INT1	#25 (19н)	ICR07	7 0000В7н	FFFF98⊦	FFFF99 _H	FFFF9A _H	
INT2/INT3	#26 (1Ан)			FFFF94⊦	FFFF95⊦	FFFF96⊦	^
INT4/INT5	#27 (1Вн)	ICR08	0000В8н	FFFF90⊦	FFFF91 _H	FFFF92⊦	
INT6/INT7	#28 (1Сн)	ICRUO	ООООВОН	FFFF8C _H	FFFF8D _H	FFFF8E _H	


 $[\]triangle\;$: Available when the interrupt shared with ICR07 or ICR08 is not used.

(2) Structure of the DTP/external interrupt circuit

The DTP/external interrupt circuit consists of the following four blocks:

- DTP/interrupt detection circuit
- DTP/interrupt request register (EIRR)
- DTP/interrupt enable register (ENIR)
- Request level setting register (ELVR)

Block diagram




8. Delayed Interrupt Generation Module

• The delayed interrupt generation module is used to generate the task switching interrupt. Generation of this hardware interrupt can be specified by software.

• Delayed interrupt generation module functions

	Function and Control
Interrupt trigger	 Writing "1" to bit R0 of the delayed interrupt request generation/clear register (DIRR: R0 = 1) generates an interrupt request. Writing "0" to bit R0 of the delayed interrupt request generation/clear register (DIRR: R0 = 1) clears the interrupt request.
Interrupt control	No enable/disable register is provided for this interrupt.
Interrupt flag	 Set in bit R0 of the delayed interrupt request generation/clear register (DIRR: R0).
El ² OS support	Not supported by the extended intelligent I/O service (EI²OS) .

• Block diagram



9. 8/10-Bit A/D Converter

- Overview of the 8/10-bit A/D converter
- The 8/10-bit A/D converter uses RC successive approximation to convert analog input voltages to an 8-bit or 10-bit digital value.
- The input signals can be selected from the eight analog input pin channels.

• 8/10-bit A/D converter functions

0/10 10/17/42 00/	o, is with the semination familiation				
A/D conversion time	The minimum conversion time is 6.13 μs (for a 16 MHz machine clock, including sampling time) . The minimum sampling time is 2.0 μs (for a 16 MHz machine clock)				
Conversion method	RC successive approximation with sample & hold circuit				
Resolution	8-bit or 10-bit, selectable				
Analog input pins	Eight analog input pin channels are available. The input pin can be selected by the program.				
Interrupts	An interrupt request can be generated and EI ² OS invoked when A/D conversion completes. The conversion data protection function operates when A/D conversion is performed with the interrupt enabled.				
A/D conversion start trigger	The conversion start trigger can be set from the following options: software, output of 16-bit reload timer 1 (rising edge), or zero detection edge from 16-bit freerun timer.				
El ² OS support	Supported by the extended intelligent I/O service (EI ² OS) .				


• 8/10-bit A/D converter conversion modes

Conversion Mode	Single Conversion Mode Operation	Scan Conversion Mode Operation
Single-shot conversion mode 1 Single-shot conversion mode 2	Performs one conversion for the specified channel (1 channel) then halts.	Sequentially performs one conversion for multiple channels (up to 8 channels can be set), then halts.
Continuous conversion mode	Performs repeated conversions for the specified channel (1 channel) .	Performs repeated conversions for the specified channels (up to 8 channels can be set) .
Incremental conversion mode	Performs one conversion for the specified channel (1 channel) then halts and waits for the next activation.	Sequentially performs one conversion for multiple channels (up to 8 channels can be set), then halts and waits for the next activation.

• 8/10-bit A/D converter interrupts and El²OS

Interrupt No.	Interrupt Cont	rol Register	Vector Table Address			El ² OS
interrupt No.	Register Name	Address	Lower	Upper	Bank	LI-O3
#11 (0Вн)	ICR00	0000В0н	FFFFD0 _H	FFFFD1 _H	FFFFD2 _H	0

○ : Available




10. ROM Mirror Function Selection Module

• The ROM mirror function selection module enables ROM data in FF bank to be read by accessing 00 bank.


• ROM mirror function selection module functions

	Function
Mirror setting address	• Data in FFFFFFн to FF4000н in FF bank can be read from 00FFFFн to 004000н in 00 bank.
Interrupts	None
El ² OS support	Not supported by the extended intelligent I/O service (EI²OS) .

• Relationship between addresses in the ROM mirror function



• Block diagram



11. Low Power Consumption (Standby) Modes

• The power consumption of F²MC-16LX devices can be reduced by various settings that control the operating clock selection.

• Functions of each CPU operation mode

CPU Operation Clock	Operation Mode	Function
	Normal Run	The CPU and peripheral functions operate using the oscillation clock (HCLK) multiplied by the PLL circuit.
PLL clock	Sleep	The peripheral functions only operate using the oscillation clock (HCLK) multiplied by the PLL circuit.
	Pseudo-clock	The timebase timer only operates using the oscillation clock (HCLK) multiplied by the PLL circuit.
	Stop	The oscillation clock is stopped and the CPU and peripherals halt operation.
	Normal Run	The CPU and peripheral functions operate using the oscillation clock (HCLK) divided into 2.
Main clock	Sleep	The peripheral functions only operate using the oscillation clock (HCLK) divided into 2.
	Stop	The oscillation clock is stopped and the CPU and peripherals halt operation.
CPU intermittent operation	Normal Run	The oscillation clock (HCLK) divided into 2 operates intermittently for fixed time intervals.

12. 512 Kbit Flash Memory

- This section describes the flash memory on the MB90F562/B and does not apply to evaluation and mask ROM versions.
- The flash memory is located in bank FF in the CPU memory map.

Flash memory functions

	Function
Memory size	• 512 Kbit (64 KBytes)
Memory configuration	• 64 KWords × 8 bits or 32 KWords × 16 bits
Sector configuration	16 KBytes + 8 KBytes + 8 KBytes + 32 KBytes
Sector protect function	Selectable for each sector
Programming algorithm	 Automatic programming algorithm (Embedded Algorithm : Equivalent to MBM29F400TA)
Operation commands	 Compatible with JEDEC standard commands Includes an erase pause and restart function Write/erase completion detection by data polling or toggle bit Erasing by sector available (sectors can be combined in any combination)
No. of write/erase cycles	Min. 10,000 guaranteed
Memory write/erase method	 Can be written and erased using a parallel writer (Ando Denki AF9704, AF9705, AF9706, AF9708, and AF9709) Can be written and erased using a dedicated serial writer (Yokogawa Digital Computer Corporation AF200, AF210, AF120, and AF110) Can be written and erased by the program
Interrupts	Write and erase completion interrupts
El ² OS support	Not supported by the extended intelligent I/O service (EI ² OS) .

^{*:} Embedded Algorithm is a trademark of Advanced Micro Devices.

· Sector configuration of flash memory

Flash memory	CPU address	Writer address*
SA1 (32 Kbyte)	FF0000н	70000н
SAT (32 Kbyte)	FF7FFFH	77FFFH
CA2 (9 Khyto)	FF8000H	78000н
SA2 (8 Kbyte)	FF9FFFH	79FFFн
CA2 (0 Khuta)	FFA000H	7А000н
SA3 (8 Kbyte)	FFBFFFH	7BFFFн
	FFC000H	7С000н
SA4 (16 Kbyte)	FEFFFFH	7FFFFн

^{*:} The writer address is the address to be used instead of the CPU address when writing data from a parallel flash memory writer. Use the writer address when programming or erasing with a general-purpose parallel writer.

13. 1 Mbit Flash Memory

- This section describes the flash memory on the MB90F568 and does not apply to evaluation and mask ROM versions.
- The flash memory is located in banks FE to FF in the CPU memory map.

Flash memory functions

	Function
Memory size	• 1 Mbit (128 KBytes)
Memory configuration	128 KWords × 8 bits or 64 KWords × 16 bits
Sector configuration	16 KBytes + 8 KBytes + 8 KBytes + 32 KBytes + 64 KBytes
Sector protect function	Selectable for each sector
Programming algorithm	 Automatic programming algorithm (Embedded Algorithm* : Equivalent to MBM29F400TA)
Operation commands	 Compatible with JEDEC standard commands Includes an erase pause and restart function Write/erase completion detection by data polling or toggle bit Erasing by sector available (sectors can be combined in any combination)
No. of write/erase cycles	Min. 10,000 guaranteed
Memory write/erase method	 Can be written and erased using a parallel writer (Ando Denki AF9704, AF9705, AF9706, AF9708, and AF9709) Can be written and erased using a dedicated serial writer (Yokogawa Digital Computer Corporation AF200, AF210, AF120, and AF110) Can be written and erased by the program
Interrupts	Write and erase completion interrupts
El ² OS support	Not supported by the extended intelligent I/O service (EI²OS) .

^{*:} Embedded Algorithm is a trademark of Advanced Micro Devices.


• Sector configuration of flash memory

Flash memory	CPU address	Writer address*
SA0 (64 Kbyte)	FE0000н	60000н
	FEFFFH	6FFFFн
SA1 (32 Kbyte)	FF0000H	70000н
SAT (32 Rbyte)	FF7FFFH	77FFFн
CAO (0 Kh. #a)	FF8000H	78000н
SA2 (8 Kbyte)	FF9FFFH	79FFFн
CA2 (0 Khyta)	FFA000H	7А000н
SA3 (8 Kbyte)	FFBFFFH	7BFFFн
	FFC000H	7С000н
SA4 (16 Kbyte)	FEFFFFH	7FFFFH

^{*:} The writer address is the address to be used instead of the CPU address when writing data from a parallel flash memory writer. Use the writer address when programming or erasing with a general-purpose parallel writer.

• Standard configuration for Fujitsu standard serial on-board programming

Fujitsu standard serial on-board programming uses a flash microcontroller writer from Yokogawa Digital Computer Corporation (AF220, AF210, AF120, or AF210) .




Note: Contact Yokogawa Digital Computer Corporation for details of the functions and operation of the flash microcontroller writer (AF220, AF210, AF120, or AF110), standard connection cable (AZ221), and connectors.

• Pins used for Fujitsu standard serial on-board programming

Symbol	Pin name	Function
MD2, MD1, MD0	Mode input pins	Setting MD2 = 1, MD1 = 1, and MD0 = 0 selects serial programming mode.
X0, X1	Oscillation input pin	As flash memory serial programming mode uses the PLL clock with the multiplier set to 1 as the internal CPU operation clock, the internal operation clock frequency is the same as the oscillation clock frequency. Accordingly, the frequency that can be input to the high speed oscillation input pin when performing serial programming is between 1 MHz and 16 MHz.
P00, P01	Write program activation pins	Input P00 = "L" level and P01 = "H" level.
RST	Reset input pin	_
SIN1	Serial data input pin	Uses UART0 and UART1 in clock synchronous mode. In programming
SOT1	Serial data output pin	mode, the pins used by UART0 in clock synchronous mode are SIN1,
SCK0	Serial clock input pin	SOT1, and SCK0.
С	Capacitor/power supply input pin	Capacitor pin for power supply stabilization. Connect an external ceramic capacitor of approx. 0.1 μF .
Vcc	Power supply input pins	If the user system provides the programming voltage (MB90F562 : $5~V\pm10\%,$ MB90F568 : $3~V\pm10\%)$, these do not need to be connected to the flash microcontroller writer.
Vss	GND pin	Connect to common GND with the flash microcontroller writer.

The control circuit shown in the figure is required when the P00, P01, SIN1, SOT1, and SCK0 pins are used on the user system. Use the /TICS signal from the flash microcontroller writer to disconnect the user circuit during serial on-board programming.



Control circuit

Use the formula below to calculate the serial clock frequency able to be input to the MB90F562/F562B/F568. Set up the flash microcontroller writer to use a serial clock input frequency that is permitted for the oscillation clock frequency you are using.

Permitted input serial clock frequency = $0.125 \times \text{oscillation clock frequency}$

Maximum serial clock frequency

Oscillation Clock Frequency	Maximum Serial Clock Frequency that can be Input to Microcontroller	Maximum Serial Clock Frequency that can be Set on the AF220/AF210/AF120/AF110			
4 MHz	500 kHz	500 kHz	500 kHz		
8 MHz	1 MHz	850 kHz	500 kHz		
16 MHz	2 MHz	1.25 MHz	500 kHz		

System configuration of flash microcontroller writer (AF220/AF210/AF120/AF110) (Supplier: Yokogawa Digital Computer Corporation)

	Model					
	AF200/AC4P	Internal Ethernet interface model	/100 V to 220 V power adapter			
Unit	AF210/AC4P	Standard model	/100 V to 220 V power adapter			
Offic	AF120/AC4P	Single key, Internal Ethernet interface model	/100 V to 220 V power adapter			
	AF110/AC4P	Single key model	/100 V to 220 V power adapter			
AZ22	1	Special RS232C cable for connecting writer to PC/AT				
AZ21	0	Standard target probe (a) Length : 1 m				
FF20	FF201 Control module for Fujitsu F ² MC-16LX flash microcontrollers					
AZ29	0	Remote controller				
AZ264 Power supply regulator (MB90F568 : Required to supply 3 V versions from the fla microcontroller writer.)						
/P2 2 MB PC card (option) Supports FLASH memory sizes up to 128 KB						
/P4		4 MB PC card (option) Supports FLASH memory sizes u	p to 512 KB			

Contact: Yokogawa Digital Computer Corporation Tel: 042-333-6224

Note: The AF200 flash microcontroller writer is an obsolete model but can still be used with the FF201 control module.

■ ELECTRICAL CHARACTERISTICS (MB90560 SERIES)

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Doromotor	Rating		Unit	Remarks	
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR ≥ 0 V *1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
"L" level maximum output	lol1	_	15	mA	*3, *4
current	lol2	_	20	mA	*3, *5
"L" level average output	lolav1	_	4	mA	Average value (operating current × operating ratio) *4
current	lolav2	_	12	mA	Average value (operating current × operating ratio) *5
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	Average value (operating current × operating ratio)
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average value (operating current × operating ratio)
Power consumption	Pd	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1 :} AVcc and AVR must not exceed Vcc. Also, AVR must not exceed AVcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} V_1 and V_2 must not exceed $V_{CC} + 0.3 V$.

^{*3 :} The maximum output current is the peak value for a single pin.


^{*4:} Pins other than P30/RTO0 to P35/RTO5

^{*5:} P30/RTO0 to P35/RTO5 pins

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks		
Parameter	Symbol	Min.	Max.	Offic	Remarks		
	Vcc	3.0	5.5	V	Normal operation (MB90562, 562A, 561, 561A, and V560)		
Power supply voltage		4.5	5.5	V	Normal operation (MB90F562 and F562B)		
	Vcc	3.0	5.5	V	Maintaining state in stop mode		
	Vıн	0.7 Vcc	Vcc + 0.3	V	CMOS input pin		
Input "H" voltage	VIHS	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin		
	V _{ІНМ}	Vcc - 0.3	Vcc + 0.3	V	MD input pin		
	Vıl	Vss - 0.3	0.3 Vcc	V	CMOS input pin		
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin		
	VILM	Vss - 0.3	Vss + 0.3	V	MD input pin		
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor with equivalent frequency characteristics. The capacitance of the smoothing capacitor connected to the Vcc pin must be greater than Cs.		
Operating temperature	Та	-40	+85	°C			



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(TA = -40 °C to +85 °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)

Parameter	Sym-	Din Nama	Condition	,	Value	Unit	Damanla	
Parameter	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks
Output "H" voltage	Vон	All output pins	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -2.0 \text{ mA}$	Vcc - 0.5	_	_	٧	
Output "L"	V _{OL1}	Pins other than P30/ RTO0 to P35/RTO5	Vcc = 4.5 V I _{OL1} = 2.0 mA	_	_	0.4	V	
voltage	V _{OL2}	P30/RTO0 to P35/ RTO5	Vcc = 4.5 V I _{OL2} = 12.0 mA	_	_	0.8	V	
Input leak current	IIL	All output pins	$\begin{aligned} &V_{CC} = 5.5 \ V \\ &V_{SS} < V_I < V_{CC} \end{aligned}$	-5		5	μА	
	Icc		For Vcc = 5 V, internal frequency = 16 MHz,	_	50	80	mA	MB90562/A, MB90561/A
			normal operation	_	40	50	mA	MB90F562/B
			For Vcc = 5 V, internal frequency = 16 MHz,	_	55	85	mA	MB90562/A, MB90561/A
Power supply current*		Vcc	A/D operation in progress	_	45	55	mA	MB90F562/B
			Flash write or erase		45	60	mA	MB90F562/B
	Iccs		For Vcc = 5 V, internal frequency = 16 MHz, sleep mode	_	15	20	mA	MB90562/A, MB90561/A MB90F562/B*
	Іссн		Stop mode, TA = 25 °C	_	5	20	μΑ	
Input capacitance	Cin	Other than AVcc, AVss, C, Vcc, and Vss	_		10	80	pF	
Pull-up resistor	Rup	P00 to P07 P10 to P17 RST, MD0, MD1		15	30	100	kΩ	
Pull-down resistor	RDOWN	MD2		15	30	100	kΩ	

^{*:} Value when low power mode bits (LPM0, 1) is set to "01" with an internal operating frequency of 4 MHz.


Note: Current values are provisional and are subject to change without notice to allow for improvements to the characteristics. The power supply current is measured with an external clock.


4. AC Characteristics

(1) Clock Timings


(Ta =
$$-40$$
 °C to $+85$ °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)

Parameter	Sym	Sym Pin Name		Value			Unit	Remarks	
raiametei	bol	riii Naiile	tion	Min.	Тур.	Max.	Oilit	Remarks	
Clock frequency	fc	X0, X1		3		16	MHz	With a PLL circuit	
Clock frequency	IC	Λ0, Λ1		1	_	16	IVII IZ	Without a PLL circuit	
Clock cycle time	thcyl	V0 V1		62.5	_	333	ns	With a PLL circuit	
Clock cycle time	LHCYL	X0, X1		62.5	_	1000	115	Without a PLL circuit	
Input clock pulse width	Pwh PwL	X0	_	10		_	ns	Recommended duty ratio = 30% to 70%	
Input clock rise/fall time	tcr tcf	X0			_	5	ns	When using an external clock	
Internal operating clock frequency	fср	_		1.5	_	16	MHz	When using a main clock	
Internal operating clock cycle time	t CP	_		62.5	_	333	ns	When using a main clock	





The AC ratings are specified for the following measurement reference voltages.





(2)Reset

(T_A = -40 °C to +85 °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)

Parameter	Symbol Pin Name		Condition	Value	Unit	Remarks	
Faranietei	Syllibol	riii Naiile	Condition	Min.	Max.	Oilit	iveillai ks
Boost input time	tages DOT	RST		16 tcp	_	ns	In normal operation
Neset input time	eset input time tresth RST —			Oscillator oscillation time* + 16 tcp		ms	In stop mode

^{*:} Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a FAR/ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.





(3) Power-On Reset


$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin Name	Condi-	Val	lue	Unit	Remarks
raiametei	Syllibol	riii Naiile	tion	Min.	Max.	Offic	Kemarks
Power supply rise time	t R	Vcc		0.05	30	ms	
Power supply cutoff time	t off	Vcc		4		ms	For repeated operation

^{*:} Vcc must be less than 0.2 V before power-on.


Notes: • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.



Sudden changes in the power supply voltage may cause a power-on reset.

The recommended practice if you wish to change the power supply voltage while the device is operating is to raise the voltage smoothly as shown below. Also, changes to the supply voltage should be performed when the PLL clock is not in use. The PLL clock may be used, however, if the rate of voltage change is 1 V/s or less.




(4) UART0, UART1, and I/O Expansion Serial Timings

 $(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$

Parameter	Symbol	Pin Name	Condition	Va	lue	l Init	Remarks
Parameter	Syllibol	riii Naiile	Condition	Min.	Max.	Onit	Remarks
Serial clock cycle time	t scyc	SCK0, SCK1		8 tcp	_	ns	
$\begin{array}{c} SCK \ \downarrow \to SOT \ delay \\ time \end{array}$	tsLOV	SCK0, SCK1 SOT0, SOT1	Internal shift clock	-80	80	ns	
Valid SIN \rightarrow SCK ↑	t ıvsh	SCK0, SCK1 SIN0, SIN1	mode, output pin load is CL = 80 pF + 1 TTL	100	_	ns	
$\begin{array}{c} SCK \uparrow \to valid \\ SIN \; hold \; time \end{array}$	t sнıx	SCK0, SCK1 SIN0, SIN1		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK0, SCK1		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0, SCK1	Futamalabit dada	4 tcp		ns	
$\begin{array}{c} SCK \downarrow \to SOT \; delay \\ time \end{array}$	tslov	SCK0, SCK1 SOT0, SOT1	External shift clock mode, output pin load is CL = 80 pF + 1 TTL		150	ns	
Valid SIN → SCK \uparrow	t ıvsh	SCK0, SCK1 SIN0, SIN1	'	60	_	ns	
$\begin{array}{c} SCK \uparrow \to valid \\ SIN \; hold \; time \end{array}$	t sнıx	SCK0, SCK1 SIN0, SIN1		60	_	ns	

Notes: • These are the AC ratings for CLK synchronous mode.


- \bullet C_{L} is the load capacitor connected to the pin for testing.
- tcp is the machine cycle period (unit = ns)



(5) Timer Input Timings

(T_A =
$$-40$$
 °C to $+85$ °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)


Parameter	Symbol	Pin Name	Condi-	Val	lue	Unit	Remarks
Parameter	Symbol	i iii Naine	tion	Min.	Max.	Offic	iveillai ks
Input pulse width	ttiwh, ttiwl	FRCK, IN0, IN1, TIN0, TIN1	_	4 tcp	_	ns	



(6) Timer Output Timings

(T_A =
$$-40$$
 °C to $+85$ °C, Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)


Parameter	Symbol	Pin Name	Condi-	Va	lue	Unit	Remarks
i didilictei	Symbol	i iii italiie	tion	Min.	Max.		iveillai ks
CLK $\uparrow \rightarrow T_{OUT}$ change time	t TO	RTO0 to RTO5, PPG0 to PPG5, TO0 to TO1	_	30		ns	



(7) Trigger Input Timings

$$(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol Pin Name C		Condition	Value		Unit	Remarks
Farameter			Condition	Min.	Max.	Oilit	Remarks
Input pulse width	t trgl	INT0 to INT7, IN0 to IN3	_	5 t cp	_	ns	In normal operation
				1	_	μs	In stop mode



5. Electrical Characteristics for the A/D Converter


(TA = -40 °C to +85 °C, 3.0 V \leq AVR, Vcc = AVcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V)

Parameter	Symbol	Pin Name		Value		Unit	Remarks
Parameter	Syllibol	riii Naiile	Min.	Тур.	Max.	Offic	Remarks
Resolution	_	_	_	10	_	bit	
Total error	_	_	_	_	±5.0	LSB	
Non-linearity error	_	_	_	_	±2.5	LSB	
Differential linearity error		_		_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss -3.5 LSB	+0.5	AVss +4.5 LSB	mV	1 LSB = AVRH/1024
Full-scale transition voltage	V _{FST}	AN0 to AN7	AVR -6.5 LSB	AVR -1.5 LSB	AVR +1.5 LSB	mV	1 LOD - AVIII 1024
Conversion time	_	_	_	176 tcp	_	ns	
Sampling time				64 tcp		ns	
Analog port input current	lain	AN0 to AN7	_	_	10	μΑ	
Analog input voltage	Vain	AN0 to AN7	0	_	AVR	V	
Reference voltage	_	AVR	2.7	_	AVcc	V	
Power supply current	lΑ	AVcc		5		mΑ	
Fower supply current	Іан	AVcc			5	μΑ	*
Reference voltage	lR	AVR		400		μΑ	
supply current	lпн	AVR			5	μΑ	*
Variation between channels		AN0 to AN7	_	_	4	LSB	

^{*:} Current when A/D converter is not used and CPU is in stop mode (Vcc = AVcc = AVR = 5.0 V)

Notes: • The L reference voltage is fixed to AVss. The relative error increases as AVR becomes smaller.

- Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :
 - Output impedance of external circuit \leq 10 k Ω (Sampling Time = 4.0 μ s)
- If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.



6. Flash Memory Erase and Programming Performance

Parameter	Condition		Value		Units	Remarks
Farameter	Condition	Min	Тур	Max	Ullits	Remarks
Sector erase time		_	1	15	s	Excludes 00H programming prior erasure
Chip erase time	T _A = + 25 °C Vcc = 5.0 V	_	5	_	s	Excludes 00H programming prior erasure
Word (16 bit width) programming time		_	16	3,600	μs	Excludes system-level overhead
Erase/Program cycle		10,000		_	cycle	
Data holding time	_	100,000	—	_	h	

■ ELECTRICAL CHARACTERISTICS (MB90565 SERIES)

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Rat	ing	Unit	Pomorko
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 4.0	V	AVcc ≥ AVR ≥ 0 V *1
Input voltage	Vı	Vss - 0.3	Vss + 4.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 4.0	V	*2
"L" level maximum output current	loL	_	15	mA	*3
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating ratio)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	Average value (operating current × operating ratio)
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average value (operating current × operating ratio)
Power consumption	Pd	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1 :} AVcc and AVR must not exceed Vcc. Also, AVR must not exceed AVcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} V_1 and V_2 must not exceed $V_{CC} + 0.3 V$.

^{*3 :} The maximum output current is the peak value for a single pin.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Syllibol	Min.	Max.	Oilit	Remarks
		3.0	3.6	V	Normal operation (MB90V560)
Power supply voltage	Vcc	2.7	3.6	V	Normal operation (MB90F568, MB90567 and MB90568)
		2.5	3.6	V	Maintaining state in stop mode
	ViH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input "H" voltage	VIHS	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD input pin
	Vıl	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
	VILM	Vss - 0.3	Vss + 0.3	V	MD input pin
Operating temperature	TA	-40	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Ta = -40 °C to +85 °C, Vcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V)

Doromotor	Sym	Pin Name	Condition		Value		Unit	Domorko	
Parameter	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks	
Output "H" voltage	Vон	All output pins	Vcc = 3.0 V Іон = -2.0 mA	Vcc - 0.5	Vcc - 0.3	_	٧		
Output "L" voltage	Vol	All output pins	$V_{CC} = 3.0 \text{ V}$ $I_{OL} = 2.0 \text{ mA}$	_	0.2	0.4	V		
Input leak current	lı∟	All output pins	Vcc = 3.0 V Vss < Vı < Vcc	-5	-1	5	μА		
			For Vcc = 3.3 V, internal frequency = 8 MHz, normal operation	_	14	22	mA	MB90567/568	
			For Vcc = 3.3 V, internal frequency = 16 MHz, normal operation	_	27	40	mA	MB90567/568	
				For Vcc = 3.3 V, internal frequency = 8 MHz, A/D operation in progress	_	18	27	mA	MB90567/568
			For Vcc = 3.3 V, internal frequency = 16 MHz, A/D operation in progress	_	32	45	mA	MB90567/568	
	Icc		For Vcc = 3.3 V, internal frequency = 8 MHz, normal operation	_	18	28	mA	MB90F568	
Power supply current*		Vcc	For Vcc = 3.3 V, internal frequency = 16 MHz, normal operation	_	36	45	mA	MB90F568	
			For Vcc = 3.3 V, internal frequency = 8 MHz, A/D operation in progress	_	23	33	mA	MB90F568	
			For Vcc = 3.3 V, internal frequency = 16 MHz, A/D operation in progress	_	41	50	mA	MB90F568	
			Flash write or erase	_	40	50	mA	MB90F568	
	Iccs		For Vcc = 3.3 V, internal frequency = 8 MHz, sleep mode	_	6	10	mA	MB90567/568 MB90F568*	
	ICCS		For Vcc = 3.3 V, internal frequency = 16 MHz, sleep mode	_	14	20	mA	MB90567/568 MB90F568*	
	Іссн		Stop mode, T _A = 25 °C	_	5	20	μΑ		

^{*:} Value when low power mode bits (LPM0, 1) are set to "01" with an internal operating frequency of 8 MHz. (Continued)

(Continued)

Parameter	Sym-		Condition		Value	I Imia	Remarks	
bo	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks
Pull-up resistor	Rup	P00 to P07 P10 to P17 RST, MD0, MD1	_	20	65	200	kΩ	
Pull-down resistor	RDOWN	MD2	_	20	65	200	kΩ	


Note: Current values are provisional and are subject to change without notice to allow for improvements to the characteristics. The power supply current is measured with an external clock.


4. AC Characteristics

(1) Clock Timings


(MB90567/568/F568 : $T_A = -40$ °C to +85 °C, $V_{CC} = 2.7$ V to 3.6 V, $V_{SS} = AV_{SS} = 0.0$ V) (MB90V560 : $T_A = +25$ °C, $V_{CC} = 2.7$ V to 3.6 V, $V_{SS} = AV_{SS} = 0.0$ V)

Parameter	Sym	Pin Name	Condi-		Value		Unit	Remarks
Parameter	bol	Pili Naille	tion	Min.	Тур.	Max.	Ullit	Remarks
				3	_	12	MHz	MB90V560
Clock frequency	fc	X0, X1		3		16	MHz	MB90567/568 MB90F568
				83.3	_	333	ns	MB90V560
Clock cycle time	thcyl	X0, X1		62.5		333	ns	MB90567/568 MB90F568
Input clock pulse width	Pwh PwL	X0		10			ns	Recommended duty ratio = 30% to 70%
Input clock rise/fall time	tcr tcf	X0				5	ns	When using an external clock
Internal operating clock				1.5	_	12	MHz	MB90V560
frequency	fср	_		1.5	_	16	MHz	MB90567/568 MB90F568
Internal operating clock				83.3	_	666	ns	MB90V560
Internal operating clock cycle time	t CP	_		62.5		666	ns	MB90567/568 MB90F568





The AC ratings are specified for the following measurement reference voltages.





(2) Reset

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$

Parameter	Symbol	ol Pin Name Condition		Value	Unit	Remarks	
Farameter	Syllibol	riii Naiile	Condition	Min.	Max.		Kemarks
Reset input time	tnor	RST		16 tcp		ns	In normal operation
Neset input time	trstl RST	IX31		Oscillator oscillation time* + 16 tcp		ms	In stop mode

^{*:} Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a FAR/ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.





(3) Power-On Reset

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$


Parameter	Symbol	Pin Name	Condi-	Val	lue	Unit	Remarks	
raiametei	Syllibol	riii Naiile	tion	Min.	Max.	Oilit	Nemarks	
Power supply rise time	t R	Vcc*		0.05	30	ms		
Power supply cutoff time	t off	Vcc		4	_	ms	For repeated operation	


^{*:} Vcc must be less than 0.2 V before power-on.

Vss

Notes: • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.






(4) UART0 and UART1

(TA = -40 °C to +85 °C, Vcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V)

Parameter	Symbol	Pin Name	Condition	Value		Unit	Remarks
raidilletei	Syllibol	riii Naiile	Condition	Min.	Max.	Offic	Remarks
Serial clock cycle time	t scyc	SCK0, SCK1		8 tcp		ns	
$SCK \downarrow \to SOT$ delay time	tslov	SCK0, SCK1 SOT0, SOT1	Internal shift clock mode, output pin	-80	80	ns	
$Valid\;SIN\toSCK\;\!\!\uparrow$	t ıvsh	SCK0, SCK1 SIN0, SIN1	load is C∟ = 80 pF + 1 TTL	100	_	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	t sнıx	SCK0, SCK1 SIN0, SIN1		60		ns	
Serial clock "H" pulse width	t shsl	SCK0, SCK1		4 tcp		ns	
Serial clock "L" pulse width	t slsh	SCK0, SCK1		4 tcp		ns	
$SCK \downarrow \to SOT$ delay time	tslov	SCK0, SCK1 SOT0, SOT1	mode, output pin		150	ns	
Valid SIN → SCK \uparrow	t ıvsh	SCK0, SCK1 SIN0, SIN1	load is C _L = 80 pF + 1 TTL	60		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	t sнıx	SCK0, SCK1 SIN0, SIN1		60		ns	

Notes: • These are the AC ratings for CLK synchronous mode.


- CV is the load capacitor connected to the pin for testing.
- tcp is the machine cycle period (unit = ns)



(5) Timer Input Timings

 $(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{to} \, 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$


Parameter	Symbol	Pin Name	Condi-	Val	ue	Unit	Remarks
Farameter	Symbol	riii Naiiie	tion	Min.	Max.	Oilit	Kemarks
Input pulse width	ttiwh, ttiwl	FRCK, TIN0, TIN1	_	4 tcp	_	ns	



(6) Timer Output Timings

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$


Parameter Symbol Pin Name		Condition	Value		Unit	Remarks	
i arameter	Syllibol	i iii ivaiiie	Condition	Min.	Max.		Remarks
CLK $\uparrow \rightarrow T_{OUT}$ change time	t TO	RTO0 to RTO5, PPG0 to PPG5 TO0, TO1	_	30		ns	



(7) Trigger Input Timings

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$

Parameter	Symbol	Pin Name	Condition	Val	lue	Unit	Remarks	
Farameter	arameter Symbol Fill Name Condition		Condition	Min.	Max.	Onne	Remarks	
Input pulse width	t trgl	INT0 to INT7, IN0 to IN3	_	5 tcp	_	ns	In normal operation	
				1	_	μs	In stop mode	



5. Electrical Characteristics for the A/D Converter

 $\begin{array}{l} (MB90567/568/F568: T_A = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C, \ 2.7 \ V \leq AVR, \ V_{CC} = AV_{CC} = 2.7 \ V \ \ to \ 3.6 \ V, \ V_{SS} = AV_{SS} = 0.0 \ V) \\ (MB90V560: T_A = +25 \ ^{\circ}C, \ 3.0 \ V \leq AVR, \ V_{CC} = AV_{CC} = 3.0 \ V \ \ to \ 3.6 \ V, \ V_{SS} = AV_{SS} = 0.0 \ V) \\ \end{array}$

Parameter	Symbol	Pin Name		Value		Unit	Remarks	
Parameter	Symbol	Pin Name	Min.	Тур.	Max.	Onit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error	_	_	_	_	±3.0	LSB		
Non-linearity error	_	_	_		±2.5	LSB		
Differential linearity error	_	_	_	_	±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVss -1.5 LSB	AVss +0.5	AVss +2.5 LSB	mV	1 LSB = AVRH/1024	
Full-scale transition voltage	V _{FST}	AN0 to AN7	AVR -3.5 LSB	AVR -1.5 LSB	AVR +0.5 LSB	mV	7 1 LOD - AVRI // 1024	
Conversion time	_	_	_	66 tcp	_	ns		
Sampling time	_	_	_	32 tcp	_	ns		
Analog port input current	lain	AN0 to AN7	_	_	10	μΑ		
Analog input voltage	Vain	AN0 to AN7	0		AVR	V		
Reference voltage		AVR	2.7		AVcc	٧		
Power supply current	la	AVcc	_	1	5	mΑ		
Tower supply current	Іан	AVcc	_	_	5	μΑ	*	
Reference voltage	IR	AVR		100	200	μΑ		
supply current	I _{RH}	AVR			5	μΑ	*	
Variation between channels	_	AN0 to AN7	_	_	4	LSB	_	

^{* :} Current when A/D converter is not used and CPU is in stop mode (Vcc = AVcc = AVR = 3.3 V)


Notes: • The L reference voltage is fixed to AVss. The relative error increases as AVR becomes smaller.

• Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :

Output impedance of MB90F568 external circuit \leq 14 k Ω (Sampling Time = 4 μ s)

Output impedance of MB90567/568 external circuit \leq 7 k Ω (Sampling Time = 4 μs)

• If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.



6. Flash Memory Erase and Programming Performance

Parameter	Condition		Value			Remarks
Farameter	Condition	Min	Тур	Max	Units	Remarks
Sector erase time		_	1	15	s	Excludes 00H programming prior erasure
Chip erase time	$T_A = +25 ^{\circ}C$ Vcc = 3.3 V	_	5	_	s	Excludes 00H programming prior erasure
Word (16 bit width) programming time		_	16	3,600	μs	Excludes system-level overhead
Erase/Program cycle		10,000		_	cycle	
Data holding time		100,000	_	_	h	

• Points to note regarding the MB90F568, 567, and 568 specifications

This section describes the specification differences between the MB90F568/567/568 and the MB90F562/F562B/562/562A/561/561A.

(1) Functional differences

- 1) The 5 V to 3 V regulator has been removed in the MB96565 series. The C pin has been changed to an N.C. pin.
- 2) The A/D converter unit in the MB96565 series has changed from a 5 V version to a 3 V version. However, the conversion time and sampling time remain the same.
- 3) The maximum voltage that can be applied to I/O pins has changed from 5 V to 3 V in the MB96565 series.
- 4) Added transfer counter clear function to UART in the MB96565 series.

 This function restores the UART to its initial state when "0" is written to the UART reset bit.

(2) Points to note when using the devices


The MB90F562, F562B, and F568 use P60 (14) as SIN1, P61 (15) as SOT1, and P40 (60) as SCK0 when performing on-board programming.


Use the following pin settings when performing on-board programming.


Pin Name	Pin I/O Level*	Remarks
MD2	"H" level	
MD1	"H" level	Serial write mode settings
MD0	"L" level	
SIN1	Serial data input	Normally shared with P60
SOT1	Serial data output	Normally shared with P61
SCK0	Serial clock	Normally shared with P40
P00	"L" level	
P01	"H" level	Input "L" level for PC writing

^{*:} These settings are for using a Yokogawa Digital Computer Corporation writer for on-board programming. Alternatively, writing can be performed from a PC, but a special write program is required.

■ EXAMPLE CHARACTERISTICS







■ ORDERING INFORMATION


• MB90560 series


Part No.	Package	Remarks
MB90561P MB90562P MB90561AP MB90562AP MB90F562P MB90F562BP	64-pin plastic SH-DIP (DIP-64P-M01)	
MB90561PF MB90562PF MB90561APF MB90562APF MB90F562PF MB90F562BPF	64-pin plastic QFP (FPT-64P-M06)	
MB90561PFM MB90562PFM MB90561APFM MB90562APFM MB90F562PFM MB90F562BPFM	64-pin plastic LQFP (FPT-64P-M09)	


• MB90565 series

Part No.	Package	Remarks
MB90567PF MB90568PF MB90F568PF	64-pin plastic QFP (FPT-64P-M06)	
MB90567PFM MB90568PFM MB90F568PFM	64-pin plastic LQFP (FPT-64P-M09)	

■ PACKAGE DIMENSIONS







FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0204

© FUJITSU LIMITED Printed in Japan