

September 1999 Revised March 2005

74LVT373 • 74LVTH373 Low Voltage Octal Transparent Latch with 3-STATE Outputs

General Description

The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable ($\overline{\text{OE}}$) is LOW. When $\overline{\text{OE}}$ is HIGH, the bus output is in a high impedance state.

The LVTH373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal latches are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT373 and LVTH373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 373
- ESD performance:

Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

Ordering Code:


| Order Number Package Number | | Package Description | | | |
|------------------------------|-------|---|--|--|--|
| 74LVT373WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide | | | |
| 74LVT373SJ | M20D | Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide | | | |
| 74LVT373MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | | | |
| 74LVTH373WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide | | | |
| 74LVTH373SJ | M20D | Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide | | | |
| 74LVTH373MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | | | |
| 74LVTH373MTCX_NL (Note 1) | MTC20 | Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | | | |


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Symbols





Connection Diagram



Pin Descriptions

| Pin Names | Description |
|--------------------------------|-----------------------|
| D ₀ -D ₇ | Data Inputs |
| LE | Latch Enable Input |
| ŌE | Output Enable Input |
| O ₀ -O ₇ | 3-STATE Latch Outputs |

Truth Table

| | Outputs | | |
|----|---------|----------------|----------------|
| LE | OE | D _n | O _n |
| Х | Н | Х | Z |
| Н | L | L | L |
| Н | L | Н | Н |
| L | L | Х | O ₀ |


- H = HIGH Voltage Level L = LOW Voltage Level
- Z = High Impedance
- X = Immaterial
- O₀ = Previous O₀ before HIGH-to-LOW transition of Latch Enable

Functional Description

The LVT373 and LVTH373 contain eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_{n} inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preced-

ing the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are in the 2-state mode. When $\overline{\text{OE}}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2) Symbol Parameter Value Conditions Units ٧ -0.5 to +4.6 Supply Voltage V_{CC} -0.5 to +7.0 ٧ V_{I} DC Input Voltage Vo DC Output Voltage -0.5 to +7.0 Output in 3-STATE ٧ Output in HIGH or LOW State (Note 3) -0.5 to +7.0 ٧ DC Input Diode Current -50 $V_I < GND$ mΑ I_{IK} V_O < GND DC Output Diode Current -50 mΑ I_{OK} DC Output Current 64 V_O > V_{CC} Output at HIGH State $\mathsf{m}\mathsf{A}$ 128 $V_O > V_{CC}$ Output at LOW State I_{CC} DC Supply Current per Supply Pin ±64 mΑ I_{GND} DC Ground Current per Ground Pin ±128 mΑ Storage Temperature -65 to +150 °C T_{STG}

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
|-----------------|--|-----|-----|-------|
| V _{CC} | Supply Voltage | 2.7 | 3.6 | V |
| VI | Input Voltage | 0 | 5.5 | V |
| I _{OH} | HIGH Level Output Current | | -32 | mA |
| I _{OL} | LOW Level Output Current | | 64 | mA |
| T _A | Free-Air Operating Temperature | -40 | 85 | °C |
| Δt/ΔV | Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V | 0 | 10 | ns/V |

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: Io Absolute Maximum Rating must be observed.

DC Electrical Characteristics

| | | | V | T _A = -40°C to +85°C | | | | | |
|----------------------|-----------------------------|--------------|------------------------|---------------------------------|---------------------|------|-------|--|--|
| Symbol | Paramet | ter | V _{CC} (V) | Min | Min Typ (Note 4) | | Units | Conditions | |
| V _{IK} | Input Clamp Diode Voltage | | 2.7 | | | -1.2 | V | I _I = -18 mA | |
| V _{IH} | Input HIGH Voltage | | 2.7-3.6 | 2.0 | | | V | $V_0 \le 0.1V$ or | |
| V _{IL} | Input LOW Voltage | | 2.7-3.6 | | | 0.8 | T v | $V_O \ge V_{CC} - 0.1V$ | |
| V _{OH} | Output HIGH Voltage | | 2.7-3.6 | V _{CC} - 0.2 | | | V | I _{OH} = -100 μA | |
| | | | 2.7 | 2.4 | | | V | I _{OH} = -8 mA | |
| | | | 3.0 | 2.0 | | | V | I _{OH} = -32 mA | |
| V _{OL} | Output LOW Voltage | | 2.7 | | | 0.2 | V | I _{OL} = 100 μA | |
| | | | 2.7 | | | 0.5 | V | I _{OL} = 24 mA | |
| | | | 3.0 | | | 0.4 | V | I _{OL} = 16 mA | |
| | | | 3.0 | | | 0.5 | V | $I_{OL} = 32 \text{ mA}$ | |
| | | | 3.0 | | | 0.55 | V | I _{OL} = 64 mA | |
| I _{I(HOLD)} | Bushold Input Minimum Drive | | 3.0 | 75 | | | μА | V _I = 0.8V | |
| (Note 5) | | | | -75 | | | μА | V _I = 2.0V | |
| I _{I(OD)} | Bushold Input Over-Driv | | 3.0 | 500 | | | μΑ | (Note 6) | |
| (Note 5) | Current to Change State | | | -500 | | | μА | (Note 7) | |
| II | Input Current | | 3.6 | | | 10 | μА | V _I = 5.5V | |
| | | Control Pins | 3.6 | | | ±1 | μА | $V_I = 0V \text{ or } V_{CC}$ | |
| | | Data Pins | 3.6 | | | -5 | μА | V _I = 0V | |
| | | Data Filis | 3.0 | | | 1 | μА | $V_I = V_{CC}$ | |
| I _{OFF} | Power Off Leakage Curi | rent | 0 | | | ±100 | μА | $0V \le V_I \text{ or } V_O \le 5.5V$ | |
| I _{PU/PD} | Power up/down 3-STAT | E | 0-1.5V | | | ±100 | μА | $V_0 = 0.5V \text{ to } 3.0V$ | |
| | Output Current | | 0-1.50 | | 100 | | μΛ | $V_I = GND \text{ or } V_{CC}$ | |
| I _{OZL} | 3-STATE Output Leakag | ge Current | 3.6 | | | -5 | μА | $V_0 = 0.5V$ | |
| I _{OZH} | 3-STATE Output Leakag | ge Current | 3.6 | | | 5 | μА | V _O = 3.0V | |
| I _{OZH} + | 3-STATE Output Leakag | ge Current | 3.6 | | | 10 | μА | $V_{CC} < V_O \le 5.5V$ | |
| I _{CCH} | Power Supply Current | | 3.6 | | | 0.19 | mA | Outputs HIGH | |
| I _{CCL} | Power Supply Current | | 3.6 | | | 5 | mA | Outputs LOW | |
| I _{CCZ} | Power Supply Current | | 3.6 | | | 0.19 | mA | Outputs Disabled | |
| I _{CCZ} + | Power Supply Current | | 3.6 | | | 0.19 | mA | $V_{CC} \le V_O \le 5.5V$, | |
| | | | | | | | | Outputs Disabled | |
| ΔI_{CC} | Increase in Power Supp | ly Current | 3.6 | | | 0.2 | mA | One Input at V _{CC} – 0.6V | |
| Note 4: All 4 | (Note 8) | | | | | | | Other Inputs at V _{CC} or GND | |

Note 4: All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.

Dynamic Switching Characteristics (Note 9)

| Symbol | Parameter | V _{CC} | T _A = 25°C | | | Units | Conditions | |
|------------------|--|-----------------|-----------------------|------|-----|-------|---|--|
| Symbol | raiametei | (V) | Min | Тур | Max | | $\textbf{C}_{\textbf{L}} = \textbf{50}~\text{pF,}~\textbf{R}_{\textbf{L}} = \textbf{500}\Omega$ | |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 3.3 | | 0.8 | | V | (Note 10) | |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | 3.3 | | -0.8 | | V | (Note 10) | |

Note 9: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Note 5: Applies to Bushold versions only (74LVTH373).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

AC Electrical Characteristics


| Symbol | | | $T_A = -40^{\circ}$ C to +85°C $C_1 = 50$ pF, $R_1 = 500$ Ω | | | | | |
|------------------|----------------------------------|-----|---|-----|------------------------|-----|-------|--|
| | Parameter | | V _{CC} = 3.3V ±0.3\ | | V _{CC} = 2.7V | | Units | |
| | | Min | Typ (Note 11) | Max | Min | Max | 1 | |
| t _{PHL} | Propagation Delay | 1.5 | | 4.5 | 1.5 | 5.0 | | |
| t _{PLH} | D _n to O _n | 1.5 | | 4.5 | 1.5 | 4.9 | ns | |
| t _{PHL} | Propagation Delay | 1.7 | | 4.6 | 1.7 | 4.9 | no | |
| t _{PLH} | LE to O _n | 1.7 | | 4.5 | 1.7 | 5.0 | ns | |
| t _{PZL} | Output Enable Time | 1.3 | | 4.8 | 1.3 | 5.9 | ns | |
| t_{PZH} | | 1.3 | | 4.8 | 1.3 | 5.5 | 115 | |
| t _{PLZ} | Output Disable Time | 1.9 | | 4.6 | 1.9 | 4.9 | ns | |
| t _{PHZ} | | 1.9 | | 4.6 | 1.9 | 4.9 | 115 | |
| t _W | LE Pulse Width | 3.0 | | | 3.0 | | ns | |
| t _S | Setup Time, D _n to LE | 1.1 | | | 1.0 | | ns | |
| t _H | Hold Time, D _n to LE | 1.4 | | | 1.4 | | ns | |

Note 11: All typical values are at V_{CC} = 3.3V, T_A = 25°C.

Capacitance (Note 12)


| Symbol | Parameter | Conditions | Typical | Units |
|------------------|--------------------|--|---------|-------|
| C _{IN} | Input Capacitance | $V_{CC} = OPEN$, $V_I = 0V$ or V_{CC} | 3 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC} | 5 | pF |


Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.




Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L _{0.15±0.05} 0.15-0.25 1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS



- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



SEE DETAIL A

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com