


**Dual N-channel TrenchMOS™ transistor****PHKD3NQ10T****FEATURES**

- Dual device
- Low on-state resistance
- Fast switching
- Low profile surface mount package

**SYMBOL****QUICK REFERENCE DATA**

$$V_{DS} = 100 \text{ V}$$

$$I_D = 3 \text{ A}$$

$$R_{DS(ON)} \leq 90 \text{ m}\Omega \text{ (} V_{GS} = 10 \text{ V) }$$

**GENERAL DESCRIPTION**

Dual N-channel enhancement mode field-effect transistor in a plastic envelope using 'trench' technology.


**Applications:-**

- Motor and relay drivers
- d.c. to d.c. converters

The PHKD3NQ10T is supplied in the SOT96-1 (SO8) surface mounting package.

**PINNING**

PIN	DESCRIPTION
1	source 1
2	gate 1
3	source 2
4	gate 2
5,6	drain 2
7,8	drain 1

**SOT96-1****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Continuous drain-source voltage	$T_j = 25^\circ\text{C}$ to $150^\circ\text{C}$	-	100	V
$V_{DGR}$	Drain-gate voltage	$T_j = 25^\circ\text{C}$ to $150^\circ\text{C}$ ; $R_{GS} = 20 \text{ k}\Omega$	-	100	V
$V_{GS}$	Gate-source voltage	$T_a = 25^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	$\pm 20$	V
$I_D$	Drain current per MOSFET	$T_a = 70^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	3	A
$I_D$	Drain current per MOSFET (both MOSFETs conducting)	$T_a = 25^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	2.4	A
$I_{DM}$	Drain current (pulse peak value per MOSFET)	$T_a = 70^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	2.2	A
$I_{DM}$	Drain current (pulse peak value per MOSFET)	$T_a = 25^\circ\text{C}$	-	1.7	A
$P_{tot}$	Total power dissipation	$T_a = 25^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	12	A
$T_{stg}, T_j$	Storage & operating temperature	$T_a = 25^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	2	W
$T_{stg}, T_j$	Storage & operating temperature	$T_a = 70^\circ\text{C}$ , $t \leq 10 \text{ s}$	-	1.3	W
$T_{stg}, T_j$	Storage & operating temperature	-65 to 150	-65	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-a}$	Thermal resistance junction to ambient	Surface mounted on FR4 board, $t \leq 10 \text{ sec}$ ; either or both MOSFETs conducting	-	62.5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	Surface mounted on FR4 board; either or both MOSFETs conducting	150	-	K/W

Dual N-channel TrenchMOS<sup>TM</sup> transistor

PHKD3NQ10T

**ELECTRICAL CHARACTERISTICS** $T_j = 25^\circ\text{C}$ , per MOSFET unless otherwise specified

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 250 \mu\text{A}$	100	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$T_j = -55^\circ\text{C}$ $V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	89	-	-	V
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$T_j = 150^\circ\text{C}$ $V_{GS} = 10 \text{ V}; I_D = 1.5 \text{ A}$	2	3	4	V
$I_{GSS}$	Gate source leakage current	$T_j = -55^\circ\text{C}$	1.1	-	-	V
$I_{DSS}$	Zero gate voltage drain current	$T_j = 150^\circ\text{C}$	-	70	90	$\text{m}\Omega$
		$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	216	$\text{m}\Omega$
		$V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V};$	-	10	100	nA
		$T_j = 150^\circ\text{C}$	-	0.05	10	$\mu\text{A}$
			-	-	100	$\mu\text{A}$
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 3 \text{ A}; V_{DD} = 80 \text{ V}; V_{GS} = 10 \text{ V}$	-	21	-	nC
$Q_{gs}$	Gate-source charge		-	2.5	-	nC
$Q_{gd}$	Gate-drain (Miller) charge		-	8	-	nC
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 50 \text{ V}; R_D = 15 \Omega$	-	6	-	ns
$t_r$	Turn-on rise time	$V_{GS} = 10 \text{ V}; R_G = 5.6 \Omega$	-	12	-	ns
$t_{d\text{ off}}$	Turn-off delay time	Resistive load	-	20	-	ns
$t_f$	Turn-off fall time		-	10	-	ns
$L_d$	Internal drain inductance	Measured from drain lead to centre of die	-	2.5	-	nH
$L_s$	Internal source inductance	Measured from source lead to source bond pad	-	5	-	nH
$C_{iss}$	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 20 \text{ V}; f = 1 \text{ MHz}$	-	633	-	pF
$C_{oss}$	Output capacitance		-	103	-	pF
$C_{rss}$	Feedback capacitance		-	61	-	pF

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25^\circ\text{C}$ , per MOSFET unless otherwise specified

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$I_S$	Continuous source diode current	$T_a = 25^\circ\text{C}, t \leq 10 \text{ s}$	-	-	2	A
$I_{SM}$	Pulsed source diode current		-	-	12	A
$V_{SD}$	Diode forward voltage	$I_F = 2 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.8	1.2	V
$t_{rr}$	Reverse recovery time	$I_F = 2 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	55	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0 \text{ V}; V_R = 25 \text{ V}$	-	135	-	nC

## Dual N-channel TrenchMOS™ transistor

PHKD3NQ10T




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D,25^\circ C} = f(T_a)$




Fig.4. Transient thermal impedance.  
 $Z_{th,j-a} = f(t_p)$ ; parameter  $D = t_p/T$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D,25^\circ C} = f(T_a); V_{GS} \geq 10 V$




Fig.5. Typical output characteristics,  $T_j = 25^\circ C$ .  
 $I_D = f(V_{DS})$




Fig.3. Safe operating area  
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$










Fig.6. Typical on-state resistance,  $T_j = 25^\circ C$ .  
 $R_{DS(ON)} = f(I_D)$

## Dual N-channel TrenchMOS™ transistor

PHKD3NQ10T



Dual N-channel TrenchMOS<sup>TM</sup> transistor

PHKD3NQ10T




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$





Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$

## Dual N-channel TrenchMOS™ transistor

PHKD3NQ10T

## MECHANICAL DATA



## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04- 97-05-22

Fig.15. SOT96 surface mounting package.

## Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to Integrated Circuit Packages, Data Handbook IC26.
3. Epoxy meets UL94 V0 at 1/8".

**Dual N-channel TrenchMOS<sup>TM</sup> transistor****PHKD3NQ10T****DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 1999</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.