

# LOW SKEW, 1-to-4 LVCMOS/LVTTL-TO-3.3V LVPECL FANOUT BUFFER

ICS8535BI-01

# GENERAL DESCRIPTION




1-to-4 LVCMOS/LVTTL-to-3.3V LVPECL fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS8535BI-01 has two single ended clock inputs.

the single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The clock


Guaranteed output and part-to-part skew characteristics make the ICS8535BI-01 ideal for those applications demanding well defined performance and repeatability.

# PIN ASSIGNMENT



ICS8535BI-01 20-Lead TSSOP

4.4mm x 6.5mm x 0.925mm body package G Package Top View



# ICS8535BI-01

K Package Top View

# 20-Lead VFQFN 4mm x 4mm x 0.925mm body package


The ICS8535BI-01 is a low skew, high performance

enable is internally synchronized to eliminate runt clock pulses on the output during asynchronous assertion/deassertion of the clock enable pin.

# **F**EATURES

- Four differential 3.3V LVPECL outputs
- · Selectable CLK0 or CLK1 inputs for redundant and multiple frequency fanout applications
- · CLK0 or CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 266MHz
- Translates LVCMOS and LVTTL levels to 3.3V LVPECL levels
- · Output skew: TBD
- · Part-to-part skew: TBD
- Propagation delay: 1.3ns (typical)
- Additive phase jitter, RMS: 0.04ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

# **BLOCK DIAGRAM**



The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Name	Name Type		Description
V <sub>EE</sub>	Power		Negative supply pin.
CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
nc	Unused		No connect.
V <sub>cc</sub>	Power		Positive supply pins.
nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
nQ0, Q0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3	
0	0	CLK0	Disabled; LOW	Disabled; HIGH	
0	1	CLK1	Disabled; LOW	Disabled; HIGH	
1	0	CLK0	Enabled	Enabled	
1	1	CLK1	Enabled	Enabled	

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0 and CLK1 inputs as described in Table 3B.




FIGURE 1. CLK\_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs	Outputs		
CLK0 or CLK1	Q0:Q3	nQ0:nQ3	
0	LOW	HIGH	
1	HIGH	LOW	

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_{\rm I}$  -0.5V to  $V_{\rm CC}$  + 0.5V

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\boldsymbol{\theta}_{JA}$ 

20 Lead TSSOP 73.2°C/W (0 lfpm) 20 Lead VFQFN 60.4°C/W (0 mps) Storage Temperature,  $T_{\rm STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current			45		mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK0, CLK1		2		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>	input High voltage	CLK_EN, CLK_SEL		2		V <sub>cc</sub> + 0.3	V
V		CLK0, CLK1		-0.3		1.3	V
V <sub>IL</sub> Input Low `	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
	I <sub>IH</sub> Input High Current	CLK0, CLK1, CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μΑ
I <sub>IH</sub>		CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
	Innest Law Comment	CLK0, CLK1, CLK_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ
' <sub>IL</sub>	Input Low Current	CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ

Table 4C. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cc}$  - 2V.

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				266	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1			1.3		ns
tsk(o)	Output Skew; NOTE 2, 4			TBD		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			TBD		ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section	f = 155.52MHz (Integration Range: 12kHz - 20MHz)		0.04		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80% @ 50MHz		450		ps
odc	Output Duty Cycle			50		%

All parameters measured at 266MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the  $V_{\rm cc}/2$  of the input to the differential output crossing point. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

# **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz


band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device

meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.


# PARAMETER MEASUREMENT INFORMATION






## 3.3V OUTPUT LOAD AC TEST CIRCUIT









# **OUTPUT SKEW**

# OUTPUT RISE/FALL TIME





## PROPAGATION DELAY

OUTPUT DUTY CYCLE/ PULSE WIDTH/PERIOD

# **APPLICATION INFORMATION**

# RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS INPUTS:

#### **CLK INPUTS**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

## LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## **OUTPUTS:**

#### LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

# TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION

# VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadfame Base Package, Amkor Technology.




FIGURE 3. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH -SIDE VIEW (DRAWING NOT TO SCALE)

# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8535BI-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8535BI-01 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC,MAX} * I_{EE,MAX} = 3.465V * 45mA = 155.9mW$
- Power (outputs)<sub>max</sub> = 30mW/Loaded Output pair If all outputs are loaded, the total power is  $4 \times 30 \text{mW} = 120 \text{mW}$

Total Power (3.465V, with all outputs switching) = 155.9mW + 120mW = 275.9mW

## 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{14}$  \* Pd\_total + T<sub>4</sub>

Tj = Junction Temperature

 $\theta_{in}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>a</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ, must be used. Assuming a moderate air low of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}\text{C} + 0.276\text{W} * 66.6^{\circ}\text{C/W} = 103.38^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example, and the Tj will obviously vary depending on the number of outputs that are loaded, supply voltage, air flow, and the type of board (single layer or multi-layer).

# Table 6A. Thermal Resistance $\theta_{ia}$ for 20-Lead TSSOP, Forced Convection

#### $\theta_{M}$ by Velocity (Linear Feet per Minute) 0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

## Table 6B. $\theta$ vs. Air Flow Table for 20 Lead VFQFN

θ <sub>JA</sub> by Velocity (Meters per Second)					
	0	1	3		
Multi-Layer PCB, JEDEC Standard Test Boards	60.4°C/W	52.8°C/W	46.0°C/W		

# 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{\infty}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 1.0V$$

• For logic low, 
$$V_{OUT} = V_{OL,MAX} = V_{CC,MAX} - 1.7V$$

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{_{OH\_MAX}} - (V_{_{CC\_MAX}} - 2V))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) + (2V - (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OH\_MAX}}) = [(2V - (V_{_{CC\_MAX$$

 $[(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$ 

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# RELIABILITY INFORMATION

# Table 7A. $\theta_{_{1A}}$ vs. Air Flow Table for 20 Lead TSSOP

# $\theta_{A}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

# Table 7B. $\theta_{_{JA}} vs.$ Air Flow Table for 20 Lead VFQFN

# $\theta_{\perp}$ by Velocity (Meters per Second)

013Multi-Layer PCB, JEDEC Standard Test Boards60.4°C/W52.8°C/W46.0°C/W

## TRANSISTOR COUNT

The transistor count for ICS8535BI-01 is: 412

# PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP





TABLE 8A. PACKAGE DIMENSIONS FOR TSSOP

SYMBOL	Millimeters		
STWIBOL	Minimum	Maximum	
N	2	0	
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 E	BASIC	
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

REFERENCE DOCUMENT: JEDEC Publication 95, MO-153

# PACKAGE OUTLINE - K SUFFIX FOR 20 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of

this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8 below.

TABLE 8B. PACKAGE DIMENSIONS FOR 20 LEAD VFQFN

	JEDEC VARIATION		
ALL DIN	IENSIONS IN MILLI		
SYMBOL	MINIMUM	MAXIMUM	
N	2	0	
Α	0.80	1.0	
A1	0	0.05	
А3	0.25 Re	eference	
b	0.18	0.30	
е	0.50 E	BASIC	
N <sub>D</sub>	ŧ	5	
N <sub>E</sub>	ţ	5	
D	4	.0	
D2	0.75	2.80	
E	4.0		
E2	0.75	2.80	
L	0.35	0.75	

Reference Document: JEDEC Publication 95, MO-220

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS8535BGI-01	ICS8535BGI01	20 Lead TSSOP	tube	-40°C to 85°C
ICS8535BGI-01T	ICS8535BGI01	20 Lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS8535BGI-01LF	ICS8535BI01L	20 Lead "Lead Free" TSSOP	tube	-40°C to 85°C
ICS8535BGI-01LFT	ICS8535BI01L	20 Lead "Lead Free" TSSOP	2500 tape & reel	-40°C to 85°C
ICS8535BKI-01	35BI01	20 Lead VFQFN	tube	-40°C to 85°C
ICS8535BKI-01T	35BI01	20 Lead VFQFN	2500 tape & reel	-40°C to 85°C
ICS8535BKI-01LF	5BI01L	20 Lead "Lead-Free" VFQFN	tube	-40°C to 85°C
ICS8535BKI-01LFT	5BI01L	20 Lead "Lead-Free" VFQFN	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

# **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

# For Tech Support

netcom@idt.com 480-763-2056

## **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

## Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

## **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

