

March 2008

# FDMA2002NZ

# **Dual N-Channel PowerTrench® MOSFET**


### **General Description**


This device is designed specifically as a single package solution for dual switching requirements in cellular handset and other ultra-portable applications. It features two independent N-Channel MOSFETs with low on-state resistance for minimum conduction losses. The MicroFET 2x2 offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

### **Features**

- 2.9 A, 30 V  $R_{DS(ON)}$  = 123 m $\Omega$  @  $V_{GS}$  = 4.5 V  $R_{DS(ON)}$  = 140 m $\Omega$  @  $V_{GS}$  = 3.0 V  $R_{DS(ON)}$  = 163 m $\Omega$  @  $V_{GS}$  = 2.5 V
- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- HBM ESD protection level = 1.8kV (Note 3)
- · RoHS Compliant







## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DS</sub>	Drain-Source Voltage		30	V	
V <sub>GS</sub>	Gate-Source Voltage		±12	V	
I <sub>D</sub>	Drain Current – Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 4.5V)		2.9		
	- Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = 2.5V$ )		2.7	Α	
	– Pulsed		10		
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	1.5	14/	
	Power Dissipation for Single Operation	(Note 1b)	0.65	W	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature		-55 to +150	°C	

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	83 (Single Operation)	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	193 (Single Operation)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	68 (Dual Operation)	C/VV
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1d)	145 (Dual Operation)	

Package Marking and Ordering Information

		<u> </u>			
	Device Marking	Device	Reel Size	Tape width	Quantity
_	002	FDMA2002NZ	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Char	acteristics		-1				
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	30			V	
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		25		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μА	
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> = ± 12 V, V <sub>DS</sub> = 0 V			±10	μА	
On Char	acteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	0.4	1.0	1.5	V	
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-3		mV/°C	
		$V_{GS} = 4.5V, I_D = 2.9A$		75	123		
		$V_{GS} = 3.0V, I_D = 2.7A$		84	140		
R <sub>DS(on)</sub>	Static Drain–Source	$V_{GS} = 2.5V, I_D = 2.5A$		92	163	mΩ	
· •D3(011)	On–Resistance	$V_{GS} = 4.5V$ , $I_D = 2.9A$ , $T_C = 85^{\circ}C$		95	166	- 11152	
		$V_{GS} = 3.0V, I_D = 2.7A, T_C = 150^{\circ}C$		138	203		
<u> </u>		$V_{GS}$ = 2.5V, $I_D$ = 2.5A, $T_C$ = 150°C		150	268		
C <sub>iss</sub>	Characteristics Input Capacitance	lv 45V V 0V	1	190	220	pF	
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$ f = 1.0  MHz		30	40	рF	
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1.0 Wil 12		20	30	pF	
	·			20	30	ρı	
	g Characteristics (Note 2) Turn-On Delay Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,	1	6	12	ns	
$\frac{t_{d(on)}}{t_{r}}$	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$		8	16	_	
	Turn-Off Delay Time	- Tigs Tigen 0 11		12	21	ns	
t <sub>d(off)</sub>	Turn-Off Fall Time	-		2	10	ns ns	
$\frac{t_f}{Q_g}$	Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 2.9 \text{ A},$		2.4	3.0	nC	
$\frac{Q_g}{Q_{gs}}$	Gate–Source Charge	$V_{GS} = 4.5 \text{ V}$		0.35	0.0	nC	
Q <sub>gs</sub>	Gate-Drain Charge	1		0.75		nC	
3-	ource Diode Characteristics	and Maximum Patings		0.70		110	
ls	Maximum Continuous Drain–Source		1	1	2.9	Α	
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	I <sub>S</sub> = 2.0 A I <sub>S</sub> = 1.1 A		0.9	1.2	V	
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 2.9 A,		10	1.2	ns	
711	=:==:::::::::::::::::::::::::::::::::::	dI <sub>F</sub> /dt = 100 A/μs	-				


## **Electrical Characteristics**

T<sub>A</sub> = 25°C unless otherwise noted

#### Notes:

- 1.  $R_{0,IA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{0,IC}$  is guaranteed by design while  $R_{0,IA}$  is determined by the user's board design.
  (a)  $R_{0JA} = 83^{\circ}\text{C/W}$  when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB

  - (b)  $R_{\theta JA}$  = 193°C/W when mounted on a minimum pad of 2 oz copper
  - (c)  $R_{\theta JA} = 68^{\circ}$ C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
  - (d)  $R_{\theta,JA}$  = 145°C/W when mounted on a minimum pad of 2 oz copper



Scale 1: 1 on letter size paper

- **2.** Pulse Test: Pulse Width <  $300\mu s$ , Duty Cycle < 2.0%
- 3.The diode connected between the gate and source serves only protection against ESD. No gate overvoltage rating is implied.

# **Typical Characteristics**





Figure 1. On-Region Characteristics.



V<sub>GS</sub> = 2.0V

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.







Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Dimensional Outline and Pad Layout**





RECOMMENDED LAND PATTERN



**BOTTOM VIEW** 

# NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC EXCEPT AS NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- NON-JEDEC DUAL DAP
- E. DRAWING FILE NAME : MLP06Jrev3





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FlashWriter® *	ACEX® Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK® EfficentMax™ EZSWITCH™ *  Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™	FPSTM F-PFSTM FRFET® Global Power ResourceSM Green FPSTM Green FPSTM Green FPSTM IntelliMAXTM ISOPLANARTM MegaBuckTM MICROCOUPLERTM MicroFETTM MicroPakTM MillerDriveTM MotionMaxTM Motion-SPMTM OPTOLOGIC® OPTOPLANAR®	PDP-SPM™ Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ Quiet Series™ RapidConfigure™ Saving our world 1mW at a time™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SuperMOS™  ■ SYSTEM ®  GSYSTEM ®  GSYSTEM ®	The Power Franchise®  power franchise TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ µSerDes™ UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™
----------------	--	---	--	--

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition	
		This datasheet contains the design specifications for product developme Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.	

Rev. I34