


R1610
Brief Sheet
FAST ETHERNET RISC PROCESSOR

1. Features

- I Five-stage pipeline**
- I RISC architecture**
- I Bus interface**
 - Multiplexed address and data bus
 - Supports non-multiplexed address bus A[19:0]
 - 8-bit or 16-bit external bus dynamic access
 - 1M-byte memory address space
 - 64K-byte I/O space
 - Supports an independent bus for the slower I/O device
- I Software is compatible with the 80C186 microprocessor**
- I Supports two 16550 UART serial channels with 16-byte FIFO**
- I Supports CPU ID**
- I Supports 18 PIO pins**
- I SDRAM control Interface**
- I Three independent 16-bit timers and one independent programmable watchdog timer**
- I The Interrupt controller with five maskable external interrupts and one non-maskable external interrupt**
- I Two independent DMA channels**
- I Programmable chip-select logic for memory or I/O bus cycle decoder**
- I Programmable wait-state generators**
- I With 8-bit or 16-bit boot ROM bus size**
- I 1-port Fast Ethernet MAC with MII interface**
- I With 25MHz input frequency and up to 4x25MHz maximum internal frequency**
- I Compatible with 3.3V I/O**
- I With 128-pin PQFP package type**

2. Block Diagram



3. Package Information

PQFP 128 pins

