

### FEATURES

- 12-Bit resolution
- Integral nonlinearity error  $\pm 1/2$ LSB, max.
- Differential nonlinearity error  $\pm 3/4$ LSB, max.
- MIL-STD-883 high-reliability versions available
- Input register
- 3 $\mu$ s fast settling time
- Guaranteed monotonicity over full temperature range



### GENERAL DESCRIPTION

The DAC-HK Series hybrid D/A converters are high-performance 12-bit devices with a fast settling voltage output. They incorporate a level-controlled input storage register and are specifically designed for systems applications such as data bus interfacing with computers. When the "load" input is high, data in the storage register is held, and when the load input is low, data is transferred through to the DAC. There are two basic models available by coding option: binary and two's complement. The output voltage ranges are externally pin-programmable and include: 0 to +5V, 0 to +10V,  $\pm 2.5$ V,  $\pm 5$ V and  $\pm 10$ V.

The DAC-HK Series contains a precision zener reference circuit. This eliminates code-dependent ground currents by routing current from the positive supply to the internal ground node as determined by the R-2R ladder network. The internal feedback resistors for the on-board amplifier track the ladder network resistors, enhancing temperature performance. The excellent tracking of the resistors results in a differential nonlinearity tempco of  $\pm 2$ ppm/ $^{\circ}$ C maximum. The temperature coefficient of gain is  $\pm 20$ ppm/ $^{\circ}$ C maximum, and the tempco of zero is  $\pm 5$ ppm/ $^{\circ}$ C maximum.

### INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION	PIN	FUNCTION
1	BIT 1 (MSB)	24	REFERENCE OUT
2	BIT 2	23	GAIN ADJUST
3	BIT 3	22	+15V SUPPLY
4	BIT 4	21	GROUND
5	BIT 5	20	SUMMING JUNCTION
6	BIT 6	19	20V RANGE
7	BIT 7	18	10V RANGE
8	BIT 8	17	BIPOLAR OFFSET
9	BIT 9	16	LOAD
10	BIT 10	15	VOLTAGE OUTPUT
11	BIT 11	14	-15V SUPPLY
12	BIT 12 (LSB)	13	+5V SUPPLY




Figure 1. Functional Block Diagram

**ABSOLUTE MAXIMUM RATINGS**

Positive Supply, Pin 22	+18V
Negative Supply, Pin 14	-18V
Logic Supply, Pin 13	+5.25V
Digital Input Voltage, Pins 1-12 & 16	+5.5V
Output Current, Pin 15	±20mA
Lead Temperature (soldering, 10s)	300°C

**FUNCTIONAL SPECIFICATIONS**

(Typical at +25°C and ±15V and +5V supplies unless otherwise noted.)

INPUTS	
Resolution	12 bits
Coding, Unipolar Output	Straight binary
Coding, Bipolar Output	Offset binary, two's complement <sup>①</sup>
Input Logic Level, Bit ON ("1")	+2.0V to +5.5V
Input Logic Level, Bit OFF ("0")	0V to +0.8V
Logic Loading	1 LSTTL load
Load Input <sup>②</sup>	High ("1") = hold data Low ("0") = transfer data
Load Input Loading	3 LSTTL loads
PERFORMANCE <sup>④</sup>	
Nonlinearity Error, max.	±1/2LSB
Differential Nonlinearity Error, max.	±3/4LSB
Gain Error, Before Trimming	±0.1% <sup>③</sup>
Zero Error, Before Trimming	±0.1% of FSR <sup>③</sup>
Gain Tempco, max.	±20ppm/°C
Zero Tempco, Unipolar, max.	±5ppm/°C of FSR
Offset Tempco, Bipolar, max.	±10ppm/°C of FSR
Diff. Nonlinearity Tempco, max.	±2ppm/°C of FSR
Monotonicity	Guaranteed over temperature
Settling Time, 5V Change	3µs
Settling Time, 10V Change	3µs
Settling Time, 20V Change	4µs
Settling Time, 1LSB Change	800ns
Slew Rate	±20V/µs
Power Supply Rejection	±0.002%FSR/%
OUTPUTS	
Output Voltage Ranges, Unipolar <sup>⑤</sup>	0 to +5V, 0 to +10V
Output Voltage Ranges, Bipolar <sup>⑤</sup>	±2.5V ±5V ±10V
Output Current	±5mA min.
Output Impedance	0.05 Ohm
POWER REQUIREMENTS	
Power Supply Voltages <sup>⑥</sup>	+15V, ±0.5V at 15mA -15V, ±0.5V at 30mA +5V, ±0.25V at 65mA
PHYSICAL ENVIRONMENTAL	
Operating Temperature Range, Case	0°C to +70°C (BGC, BMC) -55°C to +125°C (BMM, 883)
Storage Temperature Range	-65°C to +125°C
Package Type	24-pin DDIP
Weight	0.22 ounces (6.3 grams)

**Footnotes:**

- ① For two's complement coding, order the "-2" model as described in Ordering Information.
- ② Logic levels are the same as for data inputs.
- ③ Initial errors are trimmable to zero. See Connection Diagram.
- ④ FSR is full scale range and is 10V for 0 to +10V output range, 20V for ±10V output range, etc.
- ⑤ By external pin connection.
- ⑥ For ±12V, +5V operation, contact factory.

**TECHNICAL NOTES**

- It is recommended that these converters be operated with local supply bypass capacitors of 1µF (tantalum type) at the +15V, -15V and +5V supply pins. The capacitors should be connected as close to the pins as possible. In high RFI noise environments, these capacitors should be shunted with 0.01µF ceramic capacitors.
- The analog, digital and power grounds should be separated from each other as close as possible to pin 21 where they all must come together.
- The "load" control pin is a level-triggered input which causes the register to hold data with a high input and transfer data to the DAC with a low input.
- A setup time of 50ns minimum must be allowed for the input data. The DAC output voltage begins to change when the register output changes.
- If the reference output terminal (pin 24) is used, an operational amplifier in non-inverting mode should be used as a buffer. Current drawn from pin 24 should be limited to ±10µA in order not to affect the T.C. of the reference

**CALIBRATION PROCEDURE**


Select the desired output voltage range and connect the converter as shown in the Output Range Selection Table and the Connection Diagrams. Refer to the Coding Tables.

**Unipolar Operation**

- Zero Adjustment.** Set the input digital code to 0000 0000 0000 and adjust the ZERO ADJ. potentiometer to give 0.0000V output.
- Gain Adjustment.** Set the input digital code to 1111 1111 1111 (straight binary) and adjust the GAIN ADJ. potentiometer to give the full-scale output voltage shown in Table 1.

**Bipolar Operation**

- Offset Adjustment.** Set the digital input code to 0000 0000 0000 (offset binary) or 1000 0000 0000 (two's complement) and adjust the OFFSET ADJ. potentiometer to give the negative full-scale output voltage shown in Table 2.
- Gain Adjustment.** Set the digital input code to 1111 1111 1111 (offset binary) or 0111 1111 1111 (two's complement) and adjust the GAIN ADJ. potentiometer to give the positive full-scale output voltage shown in Table 2.



**Figure 2. DAC-HK Timing**




Figure 3. Output Circuit

**CONNECTION DIAGRAMS**




Figure 4. Unipolar Operation (0 to +10V)




Figure 5. Bipolar Operation (±5V)

**APPLICATIONS**




Figure 6. Interfacing to ≥12-Bit Data Bus




Figure 7. Interfacing to 8-Bit Data Bus

**CODING TABLES**

**Table 1. Unipolar Operation**

STRAIGHT BINARY			OUTPUT RANGES	
MSB		LSB	0 TO +10V	0 TO +5V
1 1 1 1	1 1 1 1	1 1 1 1	+9.9976	+4.9988
1 1 0 0	0 0 0 0	0 0 0 0	+7.5000	+3.7500
1 0 0 0	0 0 0 0	0 0 0 0	+5.0000	+2.5000
0 1 0 0	0 0 0 0	0 0 0 0	+2.5000	+1.2500
0 0 0 0	0 0 0 0	0 0 0 1	+0.0024	+0.0012
0 0 0 0	0 0 0 0	0 0 0 0	0.0000	0.0000


**Table 2. Bipolar Operation**

OFFSET BINARY			TWO'S COMPLEMENT			OUTPUT RANGES		
MSB		LSB	MSB		LSB	±10V	±5V	±2.5V
1 1 1 1	1 1 1 1	1 1 1 1	0 1 1 1	1 1 1 1	1 1 1 1	+9.9951	+4.9976	+2.4988
1 1 0 0	0 0 0 0	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0	+5.0000	+2.5000	+1.2500
1 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0.0000	0.0000	0.0000
0 1 0 0	0 0 0 0	0 0 0 0	1 1 0 0	0 0 0 0	0 0 0 0	-5.0000	-2.5000	-1.2500
0 0 0 0	0 0 0 0	0 0 0 1	1 0 0 0	0 0 0 0	0 0 0 1	-9.9951	-4.9976	-2.4988
0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	-10.0000	-5.0000	-2.5000

**Table 3. Output Range Selection**

RANGE	CONNECT THESE PINS TOGETHER		
±10V	15 & 19	17 & 20	
±5V	15 & 18	17 & 20	
±2.5V	15 & 18	17 & 20	19 & 20
+10V	15 & 18	17 & 21	
+5V	15 & 18	17 & 21	19 & 20

**MECHANICAL DIMENSIONS INCHES (mm)**



**ORDERING INFORMATION**

MODEL	OPERATING TEMP. RANGE
<b>Binary Coding</b>	
DAC-HK12BGC	0 to +70°C
DAC-HK12BMC	0 to +70°C
DAC-HK12BMM	-55 to +125°C
DAC-HKB/883	-55 to +125°C
<b>Two's Complement Coding</b>	
DAC-HK12BGC-2	0 to +70°C
DAC-HK12BMC-2	0 to +70°C
DAC-HK12BMM-2	-55 to +125°C
DAC-HKB-2/883	-55 to +125°C

The MIL-STD-883 units are available under DESC Drawing Number 5962-89528. Contact DATEL for 883 product specifications

DS-0053C 1996