

# 45V $V_{IN}$ , Micropower, Low Noise, 100mA Low Dropout, Linear Regulator

## FEATURES

- **Input Voltage Range: 1.6V to 45V**
- **Output Current: 100mA**
- **Quiescent Current: 40 $\mu$ A**
- **Dropout Voltage: 300mV**
- **Low Noise: 30 $\mu$ V<sub>RMS</sub> (10Hz to 100kHz)**
- **Adjustable Output:  $V_{REF} = 600mV$**
- Output Tolerance:  $\pm 2\%$  Over Line, Load and Temperature
- Single Capacitor Soft-Starts Reference and Lowers Output Noise
- Shutdown Current: < 1 $\mu$ A
- Reverse Battery Protection
- Current Limit Foldback Protection
- Thermal Limit Protection
- 8-Lead 2mm  $\times$  2mm  $\times$  0.75mm DFN and 8-Lead ThinSOT™ Packages

## APPLICATIONS

- Battery-Powered Systems
- Automotive Power Supplies
- Industrial Power Supplies
- Avionic Power Supplies
- Portable Instruments

## DESCRIPTION



The LT<sup>®</sup>3060 is a micropower, low dropout voltage (LDO) linear regulator that operates over a 1.6V to 45V input supply range. The device supplies 100mA of output current with a typical dropout voltage of 300mV. A single external capacitor provides programmable low noise reference performance and output soft-start functionality. The LT3060's quiescent current is merely 40 $\mu$ A and provides fast transient response with a minimum 2.2 $\mu$ F output capacitor. In shutdown, quiescent current is less than 1 $\mu$ A and the reference soft-start capacitor is reset.

The LT3060 optimizes stability and transient response with low ESR, ceramic output capacitors. The regulator does not require the addition of ESR as is common with other regulators. The LT3060 typically provides 0.1% line regulation and 0.03% load regulation.

Internal protection circuitry includes reverse-battery protection, reverse-output protection, reverse-current protection, current limit with foldback and thermal shutdown. The LT3060 is an adjustable voltage regulator with an output voltage range from the 600mV reference to 44.5V. The LT3060 is offered in the thermally enhanced 8-lead TSOT-23 and 8-lead (2mm  $\times$  2mm  $\times$  0.75mm) DFN packages.

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. ThinSOT is a Trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION




# LT3060

## ABSOLUTE MAXIMUM RATINGS (Note 1)

IN Pin Voltage .....	±50V	Output Short-Circuit Duration .....	Indefinite
OUT Pin Voltage .....	±50V	Operating Junction Temperature (Notes 3, 5, 13)	
Input-to-Output Differential Voltage (Note 2) .....	±50V	LT3060E, LT3060I .....	–40°C to 125°C
ADJ Pin Voltage .....	±50V	LT3060MPTS8 .....	–55°C to 125°C
SHDN Pin Voltage .....	±50V	LT3060HTS8 .....	–40°C to 150°C
REF/BYP Pin Voltage .....	–0.3V, 1V	Storage Temperature Range .....	–65°C to 150°C
		Lead Temperature (TS8 Soldering, 10 sec) .....	300°C

## PIN CONFIGURATION



\* SEE APPLICATIONS INFORMATION SECTION

## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3060EDC#PBF	LT3060EDC#TRPBF	LDTD	8-Lead (2mm × 2mm) Plastic DFN	–40°C to 125°C
LT3060IDC#PBF	LT3060IDC#TRPBF	LDTD	8-Lead (2mm × 2mm) Plastic DFN	–40°C to 125°C
LT3060ETS8#PBF	LT3060ETS8#TRPBF	LTDTF	8-Lead Plastic ThinSOT	–40°C to 125°C
LT3060ITS8#PBF	LT3060ITS8#TRPBF	LTDTF	8-Lead Plastic ThinSOT	–40°C to 125°C
LT3060MPTS8#PBF	LT3060MPTS8#TRPBF	LTDTF	8-Lead Plastic ThinSOT	–55°C to 125°C
LT3060HTS8#PBF	LT3060HTS8#TRPBF	LTDTF	8-Lead Plastic ThinSOT	–40°C to 150°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3060EDC	LT3060EDC#TR	LDTD	8-Lead (2mm × 2mm) Plastic DFN	–40°C to 125°C
LT3060IDC	LT3060IDC#TR	LDTD	8-Lead (2mm × 2mm) Plastic DFN	–40°C to 125°C
LT3060ETS8	LT3060ETS8#TR	LTDTF	8-Lead Plastic ThinSOT	–40°C to 125°C
LT3060ITS8	LT3060ITS8#TR	LTDTF	8-Lead Plastic ThinSOT	–40°C to 125°C
LT3060MPTS8	LT3060MPTS8#TR	LTDTF	8-Lead Plastic ThinSOT	–55°C to 125°C
LT3060HTS8	LT3060HTS8#TR	LTDTF	8-Lead Plastic ThinSOT	–40°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: <http://www.linear.com/leadfree/> For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreeel/>

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Input Voltage (Notes 4, 12)	$I_{LOAD} = 100\text{mA}$	●		1.6	2.1	V
ADJ Pin Voltage (Notes 4, 5)	$V_{IN} = 2.1\text{V}$ , $I_{LOAD} = 1\text{mA}$		594	600	606	mV
	$2.1\text{V} < V_{IN} < 45\text{V}$ , $1\text{mA} < I_{LOAD} < 100\text{mA}$ (E, I, MP Grade)	●	588		612	mV
	$2.1\text{V} < V_{IN} < 45\text{V}$ , $1\text{mA} < I_{LOAD} < 100\text{mA}$ (H Grade)	●	585		612	mV
Line Regulation (Note 4)	$\Delta V_{IN} = 2.1\text{V to } 45\text{V}$ , $I_{LOAD} = 1\text{mA}$	●		0.6	3.5	mV
Load Regulation (Note 4)	$V_{IN} = 2.1\text{V}$ , $I_{LOAD} = 1\text{mA to } 100\text{mA}$ (E, I, MP Grade)	●		0.2	4	mV
	$V_{IN} = 2.1\text{V}$ , $I_{LOAD} = 1\text{mA to } 100\text{mA}$ (H Grade)	●			9	mV
Dropout Voltage $V_{IN} = V_{OUT(NOMINAL)}$ (Notes 6, 7)	$I_{LOAD} = 1\text{mA}$			75	110	mV
	$I_{LOAD} = 1\text{mA}$	●			180	mV
	$I_{LOAD} = 10\text{mA}$			150	200	mV
	$I_{LOAD} = 10\text{mA}$	●			300	mV
	$I_{LOAD} = 50\text{mA}$ (Note 14) $I_{LOAD} = 50\text{mA}$ (Note 14)	●		240	280	mV
GND Pin Current $V_{IN} = V_{OUT(NOMINAL)} + 0.55\text{V}$ (Notes 6, 8)	$I_{LOAD} = 0\mu\text{A}$	●		40	80	$\mu\text{A}$
	$I_{LOAD} = 1\text{mA}$	●		60	100	$\mu\text{A}$
	$I_{LOAD} = 10\text{mA}$	●		160	350	$\mu\text{A}$
	$I_{LOAD} = 50\text{mA}$	●		0.8	1.8	mA
	$I_{LOAD} = 100\text{mA}$	●		2	4	mA
	$I_{LOAD} = 100\text{mA}$ (Note 14) $I_{LOAD} = 100\text{mA}$ (Note 14)	●		300	350	mV
Quiescent Current in Shutdown	$V_{IN} = 45\text{V}$ , $V_{SHDN} = 0\text{V}$			0.3	1	$\mu\text{A}$
ADJ Pin Bias Current (Notes 4, 9)	$V_{IN} = 2.1\text{V}$	●		15	60	nA
Output Voltage Noise	$C_{OUT} = 10\mu\text{F}$ , $I_{LOAD} = 100\text{mA}$ , $C_{BYP} = 0.01\mu\text{F}$ $V_{OUT} = 600\text{mV}$ , $\text{BW} = 10\text{Hz to } 100\text{kHz}$			30		$\mu\text{V}_{RMS}$
Shutdown Threshold	$V_{OUT} = \text{Off to On}$	●		0.8	1.5	V
	$V_{OUT} = \text{On to Off}$	●	0.3	0.7		V
SHDN Pin Current (Note 10)	$V_{SHDN} = 0\text{V}$	●			1	$\mu\text{A}$
	$V_{SHDN} = 45\text{V}$	●		0.9	3	$\mu\text{A}$
Ripple Rejection (Note 4)	$V_{IN} - V_{OUT} = 1.5\text{V (AVG)}$ , $V_{RIPPLE} = 0.5\text{V}_{P-P}$ , $f_{RIPPLE} = 120\text{Hz}$ , $I_{LOAD} = 100\text{mA}$		65	85		dB
Current Limit	$V_{IN} = 7\text{V}$ , $V_{OUT} = 0$			200		mA
	$V_{IN} = V_{OUT(NOMINAL)} + 1\text{V}$ (Notes 6, 12), $\Delta V_{OUT} = -5\%$	●	110			mA
Input Reverse Leakage Current	$V_{IN} = -45\text{V}$ , $V_{OUT} = 0$	●			300	$\mu\text{A}$
Reverse Output Current (Note 11)	$V_{OUT} = 1.2\text{V}$ , $V_{IN} = 0$			0.2	10	$\mu\text{A}$

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 3)

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Absolute maximum input-to-output differential voltage is not achievable with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 50V, the OUT pin may not be pulled below 0V. The total measured voltage from IN to OUT must not exceed  $\pm 50\text{V}$ .

**Note 3:** The LT3060 is tested and specified under pulse load conditions such that  $T_J \cong T_A$ . The LT3060E regulator is 100% tested at  $T_A = 25^\circ\text{C}$ . Performance at  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  is assured by design, characterization and correlation with statistical process controls. The LT3060I regulator is guaranteed over the full  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  operating junction temperature range. The LT3060MP is 100% tested over the  $-55^\circ\text{C}$  to  $125^\circ\text{C}$  operating junction temperature range. The LT3060H is 100% tested over the  $-40^\circ\text{C}$  to  $150^\circ\text{C}$  operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than  $125^\circ\text{C}$ .

**Note 4:** The LT3060 is tested and specified for these conditions with the ADJ connected to the OUT pin.

**Note 5:** Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. Limit the output current range if operating at the maximum input-to-output voltage differential. Limit the input-to-output voltage differential if operating at maximum output current. Current limit foldback will limit the maximum output current as a function of input-to-output voltage. See Current Limit vs  $V_{IN} - V_{OUT}$  in the Typical Performance Characteristics section.

**Note 6:** To satisfy minimum input voltage requirements, the LT3060 is tested and specified for these conditions with an external resistor divider (bottom 115k, top 365k) for an output voltage of 2.5V. The external resistor divider adds 5 $\mu\text{A}$  of DC load on the output. The external current is not factored into GND pin current.

**Note 7:** Dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage equals:  $(V_{IN} - V_{DROPOUT})$ . For some output voltages, minimum input voltage requirements limit dropout voltage.

**Note 8:** GND pin current is tested with  $V_{IN} = V_{OUT(NOMINAL)} + 0.5\text{V}$  and a current source load. GND pin current will increase in dropout. See GND pin current curves in the Typical Performance Characteristics section.

**Note 9:** ADJ pin bias current flows out of the ADJ pin.

**Note 10:** SHDN pin current flows into the SHDN pin.

**Note 11:** Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out of the GND pin.


**Note 12:** To satisfy requirements for minimum input voltage, current limit is tested at  $V_{IN} = V_{OUT(NOMINAL)} + 1\text{V}$  or  $V_{IN} = 2.1\text{V}$ , whichever is greater.

**Note 13:** This IC includes overtemperature protection that protects the device during momentary overload conditions. Junction temperature will exceed  $125^\circ\text{C}$  (LT3060E, LT3060I, LT3060MP) or  $150^\circ\text{C}$  (LT3060H) when overtemperature circuitry is active. Continuous operation above the specified maximum junction temperature may impair device reliability.

**Note 14:** The dropout voltage specification is guaranteed for the DFN package. The dropout voltage specification for high output currents cannot be guaranteed for the TS8 package due to production test limitations.


**TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Typical Dropout Voltage**




3060 G01

**Guaranteed Dropout Voltage**




3060 G02

**Dropout Voltage**




3060 G03

**Quiescent Current**




3060 G04

**ADJ Pin Voltage**




3060 G05

**2.5V Quiescent Current**




3060 G06

**Quiescent Current**




3060 G07

**2.5V GND Pin Current**












3060 G08

**0.6V GND Pin Current**












3060 G09

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , unless otherwise noted.




**TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ , unless otherwise noted.



**TYPICAL PERFORMANCE CHARACTERISTICS**


$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**RMS Output Noise vs Load Current**  
 $C_{REF/BYP} = 10\text{nF}$ ,  $C_{FF} = 0$




3060 G28

**RMS Output Noise vs Feedforward Capacitor ( $C_{FF}$ )**




3060 G29

**5V 10Hz to 100kHz Output Noise**  
 $C_{REF/BYP} = 10\text{nF}$ ,  $C_{FF} = 0$




3060 G30

**5V 10Hz to 100kHz Output Noise**  
 $C_{REF/BYP} = 10\text{nF}$ ,  $C_{FF} = 10\text{nF}$




3060 G31

**5V Transient Response**  
 $C_{FF} = 0$



3060 G32

**5V Transient Response**  
 $C_{FF} = 10\text{nF}$




3060 G33




**TYPICAL PERFORMANCE CHARACTERISTICS**

$T_A = 25^\circ\text{C}$ , unless otherwise noted.


**5V Transient Response  
Load Dump**




**SHDN Transient Response  
 $C_{REF/BYP} = 0$**



**SHDN Transient Response  
 $C_{REF/BYP} = 10\text{nF}$**



**Start-Up Time  
vs REF/BYP Capacitor**



## PIN FUNCTIONS (DC8/TS8)

**REF/BYP (Pin 1 / Pin 8):** Reference/Bypass. Connecting a single capacitor from this pin to GND bypasses the LT3060's reference noise and soft-starts the reference. A 10nF bypass capacitor typically reduces output voltage noise to  $30\mu\text{V}_{\text{RMS}}$  in a 10Hz to 100kHz bandwidth. Soft-start time is directly proportional to the REF/BYP capacitor value. If the LT3060 is placed in shutdown, REF/BYP is actively pulled low by an internal device to reset soft-start. If low noise or soft-start performance is not required, this pin must be left floating (unconnected). Do not drive this pin with any active circuitry.

**ADJ (Pin 2 / Pin 7):** Adjust. This pin is the error amplifier's inverting terminal. It's typical bias current of 15nA flows out of the pin (see curve of ADJ Pin Bias Current vs Temperature in the Typical Performance Characteristics section). The ADJ pin voltage is 600mV referenced to GND.

**OUT (Pins 3, 4 / Pin 6):** Output. These pin(s) supply power to the load. Stability requirements demand a minimum  $2.2\mu\text{F}$  ceramic output capacitor to prevent oscillations. Large load transient applications require larger output capacitors to limit peak voltage transients. See the Applications Information section for details on transient response and reverse output characteristics. Permissible output voltage range is 600mV to 44.5V.

**IN (Pins 5, 6 / Pin 5):** Input. These pin(s) supply power to the device. The LT3060 requires a local IN bypass capacitor if it is located more than six inches from the main input filter capacitor. In general, battery output impedance rises with frequency, so adding a bypass capacitor in battery-powered circuits is advisable.

An input bypass capacitor in the range of  $1\mu\text{F}$  to  $10\mu\text{F}$  suffices. The LT3060 withstands reverse voltages on the IN pin with respect to its GND and OUT pins. In a reversed input situation, such as a battery plugged in backwards, the LT3060 behaves as if a large resistor is in series with its input. Limited reverse current flows into the LT3060 and no reverse voltage appears at the load. The device protects itself and the load.

**SHDN (Pin 7 / Pin 1):** Shutdown. Pulling the  $\overline{\text{SHDN}}$  pin low puts the LT3060 into a low power state and turns the output off. Drive the  $\overline{\text{SHDN}}$  pin with either logic or an open collector/drain with a pull-up resistor. The resistor supplies the pull-up current to the open collector/drain logic, normally several microamperes, and the  $\overline{\text{SHDN}}$  pin current, typically less than  $3\mu\text{A}$ . If unused, connect the  $\overline{\text{SHDN}}$  pin to IN. The LT3060 does not function if the  $\overline{\text{SHDN}}$  pin is not connected. The  $\overline{\text{SHDN}}$  pin cannot be driven below GND unless tied to the IN pin. If the  $\overline{\text{SHDN}}$  pin is driven below GND while IN is powered, the output may turn on.  $\overline{\text{SHDN}}$  pin logic cannot be referenced to a negative supply voltage.

**GND (Pin 8, Exposed Pad Pin 9 / Pins 2, 3, 4):** Ground. Connect the bottom of the external resistor divider that sets the output voltage directly to GND for optimum regulation. For the DFN package, tie exposed pad Pin 9 directly to Pin 8 and the PCB ground. This exposed pad provides enhanced thermal performance with its connection to the PCB ground. See the Applications Information section for thermal considerations and calculating junction temperature.

## APPLICATIONS INFORMATION

The LT3060 is a micropower, low noise, low dropout voltage, 100mA linear regulator with micropower shutdown. The device supplies up to 100mA at a typical dropout voltage of 300mV and operates over a 1.6V to 45V input range.

A single external capacitor can provide programmable low noise reference performance and output soft-start functionality. For example, connecting a 10nF capacitor from the REF/BYP pin to GND lowers output noise to 30µV<sub>RMS</sub> over a 10Hz to 100kHz bandwidth. This capacitor also soft-starts the reference and prevents output voltage overshoot at turn-on.

The LT3060's quiescent current is merely 40µA but provides fast transient response with a minimum low ESR 2.2µF ceramic output capacitor. In shutdown, quiescent current is less than 1µA and the reference soft-start capacitor is reset.

The LT3060 optimizes stability and transient response with low ESR, ceramic output capacitors. The regulator does not require the addition of ESR as is common with other regulators. The LT3060 typically provides 0.1% line regulation and 0.03% load regulation.

Internal protection circuitry includes reverse-battery protection, reverse-output protection, reverse-current protection, current limit with foldback and thermal shutdown.

This “bullet-proof” protection set makes it ideal for use in battery-powered systems. In battery backup applications where the output is held up by a backup battery and the input is pulled to ground, the LT3060 acts like it has a diode in series with its output and prevents reverse current flow. Additionally, in dual supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as 45V and the device still starts normally and operates.

### Adjustable Operation

The LT3060 has an output voltage range of 0.6V to 44.5V. The output voltage is set by the ratio of two external resistors, as shown in Figure 1. The device servos the output to maintain the ADJ pin voltage at 0.6V referenced to ground. The current in R1 is then equal to 0.6V/R1, and the current in R2 is the current in R1 minus the ADJ pin bias current.




Figure 1. Adjustable Operation

The ADJ pin bias current, 15nA at 25°C, flows from the ADJ pin through R1 to GND. Calculate the output voltage using the formula in Figure 1. The value of R1 should be no greater than 124k to provide a minimum 5µA load current so that errors in the output voltage, caused by the ADJ pin bias current, are minimized. Note that in shutdown, the output is turned off and the divider current is zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics Section.

The LT3060 is tested and specified with the ADJ pin tied to the OUT pin, yielding V<sub>OUT</sub> = 0.6V. Specifications for output voltages greater than 0.6V are proportional to the ratio of the desired output voltage to 0.6V: V<sub>OUT</sub>/0.6V. For example, load regulation for an output current change of 1mA to 100mA is 0.2mV (typical) at V<sub>OUT</sub> = 0.6V. At V<sub>OUT</sub> = 12V, load regulation is:

$$\frac{12V}{0.6V} \cdot (0.2mV) = 4mV$$

Table 1 shows 1% resistor divider values for some common output voltages with a resistor divider current of 5µA.

Table 1. Output Voltage Resistor Divider Values

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
1.2	118	118
1.5	121	182
1.8	124	249
2.5	115	365
3	124	499
3.3	124	562
5	115	845

## APPLICATIONS INFORMATION

### Bypass Capacitance, Output Voltage Noise and Transient Response

The LT3060 regulator provides low output voltage noise over the 10Hz to 100kHz bandwidth while operating at full load with the addition of a reference bypass capacitor ( $C_{REF/BYP}$ ) from the REF/BYP pin to GND. A good quality, low leakage capacitor is recommended. This capacitor will bypass the internal reference of the regulator, providing a low frequency noise pole. With the use of 10nF for  $C_{REF/BYP}$ , the output voltage noise decreases to as low as  $30\mu V_{RMS}$  when the output voltage is set for 0.6V. For higher output voltages (generated by using a feedback resistor divider), the output voltage noise gains up accordingly when using  $C_{REF/BYP}$  by itself.

To lower the output voltage noise for higher output voltages, include a feedforward capacitor ( $C_{FF}$ ) from  $V_{OUT}$  to the ADJ pin. A good quality, low leakage capacitor is recommended. This capacitor will bypass the error amplifier of the regulator, providing a low frequency noise pole. With the use of 10nF for both  $C_{FF}$  and  $C_{REF/BYP}$ , output voltage noise decreases to  $30\mu V_{RMS}$  when the output voltage is set to 5V by a  $5\mu A$  feedback resistor divider. If the current in the feedback resistor divider is doubled,  $C_{FF}$  must also be doubled to achieve equivalent noise performance.

Higher values of output voltage noise are often measured if care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces induces unwanted noise onto the LT3060's output. Power supply ripple rejection must also be considered. The LT3060 regulator does not have unlimited power supply rejection and passes a small portion of the input noise through to the output.

Using a feedforward capacitor ( $C_{FF}$ ) from  $V_{OUT}$  to the ADJ pin has the added benefit of improving transient response for output voltages greater than 0.6V. With no feedforward capacitor, the settling time will increase as the output voltage is raised above 0.6V. Use the equation in Figure 2 to determine the minimum value of  $C_{FF}$  to achieve a transient response that is similar to 0.6V output voltage performance regardless of the chosen output voltage (See Figure 3 and Transient Response in the Typical Performance Characteristics section).

During start-up, the internal reference will soft-start if a reference bypass capacitor is present. Regulator start-up time is directly proportional to the size of the bypass capacitor, slowing to 6ms with a 10nF bypass capacitor (See Start-up Time vs REF/BYP Capacitor in the Typical Performance Characteristics section). The reference bypass capacitor is actively drained during shutdown to reset the internal reference soft-start.




Figure 2. Feedforward Capacitor for Fast Transient Response




Figure 3. Transient Response vs Feedforward Capacitor

Start-up time is also affected by the presence of a feedforward capacitor. Start-up time is directly proportional to the size of the feedforward capacitor and the output voltage, and is inversely proportional to the feedback resistor divider current, slowing to 15ms with a 4.7nF feedforward capacitor and a  $10\mu F$  output capacitor for an output voltage set to 5V by a  $5\mu A$  feedback resistor divider.

### Output Capacitance

The LT3060 regulator is stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. Use a minimum output capacitor of  $2.2\mu F$  with an ESR of  $3\Omega$  or less to prevent oscillations. If a feedforward capacitor is used with output

## APPLICATIONS INFORMATION

voltages set for greater than 24V, use a minimum output capacitor of 4.7 $\mu$ F. The LT3060 is a micropower device and output load transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the LT3060, increase the effective output capacitor value. For applications with large load current transients, a low ESR ceramic capacitor in parallel with a bulk tantalum capacitor often provides an optimally damped response.

Give extra consideration to the use of ceramic capacitors. Manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients, as shown in Figures 4 and 5. When used with a 5V regulator, a 16V 10 $\mu$ F Y5V capacitor can exhibit an effective value as low as 1 $\mu$ F to 2 $\mu$ F for the DC bias voltage applied, and over the operating temperature range. The X5R and X7R dielectrics yield much more stable characteristics and are more suitable for use as the output capacitor.

The X7R type works over a wider temperature range and has better temperature stability, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress is induced by vibrations in

the system or thermal transients. The resulting voltages produced cause appreciable amounts of noise. A ceramic capacitor produced the trace in Figure 6 in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.




Figure 4. Ceramic Capacitor DC Bias Characteristics




Figure 5. Ceramic Capacitor Temperature Characteristics




Figure 6. Noise Resulting from Tapping on a Ceramic Capacitor

## APPLICATIONS INFORMATION

### Overload Recovery

Like many IC power regulators, the LT3060 has safe operating area protection. The safe operating area protection decreases current limit as input-to-output voltage increases, and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The LT3060 provides some output current at all values of input-to-output voltage up to the specified 45V operational maximum.

When power is first applied, the input voltage rises and the output follows the input; allowing the regulator to start-up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein the removal of an output short will not allow the output to recover. Other regulators, such as the LT1083/LT1084/LT1085 family and LT1764A also exhibit this phenomenon, so it is not unique to the LT3060. The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations are: (1) immediately after the removal of a short-circuit or (2) if the shutdown pin is pulled high after the input voltage is already turned on. The load line intersects the output current curve at two points creating two stable output operating points for the regulator. With this double intersection, the input power supply needs to be cycled down to zero and brought up again for the output to recover.

### Thermal Considerations

The power handling capability of the device will be limited by the maximum rated junction temperature (125°C for LT3060E, LT3060I, LT3060MP or 150°C for LT3060H). Two components comprise the power dissipated by the device:

1. Output current multiplied by the input/output voltage differential:  $I_{OUT} \cdot (V_{IN} - V_{OUT})$ , and
2. GND pin current multiplied by the input voltage:  $I_{GND} \cdot V_{IN}$

GND pin current is determined using the GND Pin Current curves in the Typical Performance Characteristics section. Power dissipation equals the sum of the two components listed above.

The LT3060 regulator has internal thermal limiting that protects the device during overload conditions. For continuous normal conditions, the maximum junction temperature of 125°C (E-grade, I-grade, MP-grade) or 150°C (H-grade) must not be exceeded. Carefully consider all sources of thermal resistance from junction-to-ambient including other heat sources mounted in proximity to the LT3060.

The underside of the LT3060 DFN package has exposed metal (1mm<sup>2</sup>) from the lead frame to the die attachment. The package allows heat to directly transfer from the die junction to the printed circuit board metal to control maximum operating junction temperature. The dual-in-line pin arrangement allows metal to extend beyond the ends of the package on the topside (component side) of a PCB. Connect this metal to GND on the PCB. The multiple IN and OUT pins of the LT3060 also assist in spreading heat to the PCB.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes also can spread the heat generated by power devices.

The following tables list thermal resistance for several different board sizes and copper areas. All measurements were taken in still air on a 4 layer FR-4 board with 1oz solid internal planes and 2oz top/bottom external trace planes with a total board thickness of 1.6mm. The four layers were electrically isolated with no thermal vias present. PCB layers, copper weight, board layout and thermal vias will affect the resultant thermal resistance. For more information on thermal resistance and high thermal conductivity test boards, refer to JEDEC standard JESD51, notably JESD51-12 and JESD51-7. Achieving low thermal resistance necessitates attention to detail and careful PCB layout.

## APPLICATIONS INFORMATION

**Table 2. DC Package, 8-Lead DFN**

COPPER AREA		BOARD AREA (mm <sup>2</sup> )	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE* (mm <sup>2</sup> )	BACKSIDE (mm <sup>2</sup> )		
2500	2500	2500	48°C/W
1000	2500	2500	49°C/W
225	2500	2500	50°C/W
100	2500	2500	54°C/W
50	2500	2500	60°C/W

\*Device is mounted on top side

**Table 3. TS8 Package, 8 Lead TSOT-23**

COPPER AREA		BOARD AREA (mm <sup>2</sup> )	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE* (mm <sup>2</sup> )	BACKSIDE (mm <sup>2</sup> )		
2500	2500	2500	57°C/W
1000	2500	2500	58°C/W
225	2500	2500	59°C/W
100	2500	2500	63°C/W
50	2500	2500	67°C/W

\*Device is mounted on top side

### Calculating Junction Temperature

Example: Given an output voltage of 2.5V, an input voltage range of 12V ±5%, an output current range of 0mA to 50mA and a maximum ambient temperature of 85°C, what will the maximum junction temperature be?

The power dissipated by the device equals:

$$I_{OUT(MAX)} \cdot (V_{IN(MAX)} - V_{OUT}) + I_{GND} \cdot V_{IN(MAX)}$$

where,

$$I_{OUT(MAX)} = 50\text{mA}$$

$$V_{IN(MAX)} = 12.6\text{V}$$

$$I_{GND} \text{ at } (I_{OUT} = 50\text{mA}, V_{IN} = 12.6\text{V}) = 0.6\text{mA}$$

So,

$$P = 50\text{mA} \cdot (12.6\text{V} - 2.5\text{V}) + 0.6\text{mA} \cdot 12.6\text{V} = 0.513\text{W}$$

Using a DFN package, the thermal resistance ranges from 48°C/W to 60°C/W depending on the copper area with no thermal vias. So the junction temperature rise above ambient approximately equals:

$$0.513\text{W} \cdot 54^\circ\text{C/W} = 27.8^\circ\text{C}$$

The maximum junction temperature equals the maximum ambient temperature plus the maximum junction temperature rise above ambient or:

$$T_{JMAX} = 85^\circ\text{C} + 27.8^\circ\text{C} = 112.8^\circ\text{C}$$

### Protection Features

The LT3060 incorporates several protection features that make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device also protects against reverse-input voltages, reverse-output voltages and reverse output-to-input voltages.

Current limit protection and thermal overload protection protect the device against current overload conditions at the output of the device. The typical thermal shutdown temperature is 165°C. For normal operation, do not exceed a junction temperature of 125°C (LT3060E, LT3060I, LT3060MP) or 150°C (LT3060H).

The LT3060 IN pin withstands reverse voltages up to 50V. The device limits current flow to less than 300µA (typically less than 50µA) and no negative voltage appears at OUT. The device protects both itself and the load against batteries that are plugged in backwards.

The  $\overline{\text{SHDN}}$  pin cannot be driven below GND unless tied to the IN pin. If the  $\overline{\text{SHDN}}$  pin is driven below GND while IN is powered, the output may turn on.  $\overline{\text{SHDN}}$  pin logic cannot be referenced to a negative supply voltage.


The LT3060 incurs no damage if its output is pulled below ground. If the input is left open-circuit or grounded, the output can be pulled below ground by 50V. No current flows through the pass transistor from the output. However, current flows in (but is limited by) the resistor divider that sets the output voltage. Current flows from the bottom resistor in the divider and from the ADJ pin's internal clamp through the top resistor in the divider to the external circuitry pulling OUT below ground. If the input is powered by a voltage source, the output sources current equal to its current limit capability and the LT3060 protects itself by thermal limiting. In this case, grounding the  $\overline{\text{SHDN}}$  pin turns off the device and stops the output from sourcing current.

## APPLICATIONS INFORMATION

The LT3060 incurs no damage if the ADJ pin is pulled above or below ground by less than 50V. If the input is left open-circuit or grounded, the ADJ pin performs like a large resistor (typically 30k) in series with a diode when pulled below ground and like 30k in series with two diodes when pulled above ground.

In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage or left open-circuit. Current flow back into the output follows the curve shown in Figure 7.

If the LT3060's IN pin is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current typically drops to less than 1 $\mu$ A. This occurs if the LT3060 input is connected to a discharged (low voltage) battery and either a backup battery or a second regulator holds up the output. The state of the  $\overline{\text{SHDN}}$  pin has no effect on the reverse current if the output is pulled above the input.




**Figure 7. Reverse Output Current**




# TYPICAL APPLICATION

Paralleling of Regulators for Higher Output Current




**PACKAGE DESCRIPTION**

**DC Package**  
**8-Lead Plastic DFN (2mm × 2mm)**  
 (Reference LTC DWG # 05-08-1719 Rev 0)




RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS  
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- NOTE:
1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
  2. DRAWING NOT TO SCALE
  3. ALL DIMENSIONS ARE IN MILLIMETERS
  4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
  5. EXPOSED PAD SHALL BE SOLDER PLATED
  6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

# PACKAGE DESCRIPTION

**TS8 Package**  
**8-Lead Plastic TSOT-23**  
 (Reference LTC DWG # 05-08-1637)



- NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
  2. DRAWING NOT TO SCALE
  3. DIMENSIONS ARE INCLUSIVE OF PLATING
  4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
  5. MOLD FLASH SHALL NOT EXCEED 0.254mm
  6. JEDEC PACKAGE REFERENCE IS MO-193

TS8 TSOT-23 0802

## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1761	100mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, ThinSOT package
LT1762	150mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, MS8 package
LT1763	500mA, Low Noise LDO	300mV Dropout Voltage, Low Noise: 20 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, SO-8 Package
LT1764/A	3A, Fast Transient Response, Low Noise LDO	340mV Dropout Voltage, Low Noise: 40 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = 2.7V to 20V, TO-220 and DD Packages "A" version stable also with ceramic caps
LT1962	300mA, Low Noise LDO	270mV Dropout Voltage, Low Noise: 20 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = 1.8V to 20V, MS8 Package
LT1963/A	1.5A Low Noise, Fast Transient Response LDO	340mV Dropout Voltage, Low Noise: 40 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = 2.5V to 20V, "A" version stable with ceramic caps, TO-220, DD, SOT-223 and SO-8 Packages
LT1964	200mA, Low Noise, Negative LDO	340mV Dropout Voltage, Low Noise 30 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> = -1.8V to -20V, ThinSOT Package
LT1965	1.1A, Low Noise, Low Dropout Linear Regulator	290mV Dropout Voltage, Low Noise: 40 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> : 1.8V to 20V, V <sub>OUT</sub> : 1.2V to 19.5V, stable with ceramic caps, TO-220, DDPak, MSOP and 3 × 3 DFN Packages
LT3008	20mA, 45V, 3 $\mu$ A Iq Micropower LDO	300mV Dropout Voltage, Low Iq: 3 $\mu$ A, V <sub>IN</sub> = 2.0V to 45V, V <sub>OUT</sub> = 0.6V to 39.5V; ThinSOT and 2 × 2 DFN-6 packages
LT3009	20mA, 3 $\mu$ A Iq Micropower LDO	280mV Dropout Voltage, Low Iq: 3 $\mu$ A, V <sub>IN</sub> = 1.6V to 20V, ThinSOT and SC-70 packages
LT3010	50mA, High Voltage, Micropower LDO	V <sub>IN</sub> : 3V to 80V, V <sub>OUT</sub> : 1.275V to 60V, VDO = 0.3V, I <sub>Q</sub> = 30 $\mu$ A, ISD < 1 $\mu$ A, Low Noise: <100 $\mu$ V <sub>RMS</sub> , Stable with 1 $\mu$ F Output Capacitor, Exposed MS8 Package
LT3011	50mA, High Voltage, Micropower LDO with PWRGD	V <sub>IN</sub> : 3V to 80V, V <sub>OUT</sub> : 1.275V to 60V, VDO = 0.3V, I <sub>Q</sub> = 46 $\mu$ A, ISD < 1 $\mu$ A, Low Noise: <100 $\mu$ V <sub>RMS</sub> , PowerGood, Stable with 1 $\mu$ F Output Capacitor, 3 × 3 DFN-10 and Exposed MS12E Packages
LT3012	250mA, 4V to 80V, Low Dropout Micropower Linear Regulator	V <sub>IN</sub> : 4V to 80V, V <sub>OUT</sub> : 1.24V to 60V, VDO = 0.4V, I <sub>Q</sub> = 40 $\mu$ A, ISD < 1 $\mu$ A, TSSOP-16E and 4mm × 3mm DFN-12 Packages
LT3013	250mA, 4V to 80V, Low Dropout Micropower Linear Regulator with PWRGD	V <sub>IN</sub> : 4V to 80V, V <sub>OUT</sub> : 1.24V to 60V, VDO = 0.4V, I <sub>Q</sub> = 65 $\mu$ A, ISD < 1 $\mu$ A, PowerGood feature; TSSOP-16E and 4mm × 3mm DFN-12 Packages
LT3014/HV	20mA, 3V to 80V, Low Dropout Micropower Linear Regulator	V <sub>IN</sub> : 3V to 80V (100V for 2ms, "HV" version), V <sub>OUT</sub> : 1.22V to 60V, VDO = 0.35V, I <sub>Q</sub> = 7 $\mu$ A, ISD < 1 $\mu$ A, ThinSOT and 3mm × 3mm DFN-8 Packages
LT3050	100mA, Low Noise Linear Regulator with Precision Current Limit and Diagnostic Functions.	340mV Dropout Voltage, Low Noise: 30 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> : 1.6V to 45V, V <sub>OUT</sub> : 0.6V to 44.5V, Programmable Precision Current Limit: $\pm$ 5%, Programmable Minimum I <sub>OUT</sub> Monitor, Output Current Monitor, Fault Indicator, Reverse Protection, 12-Lead 2mm × 3mm DFN and MSOP Packages.
LT3080/-1	1.1A, Parallelable, Low Noise, Low Dropout Linear Regulator	300mV Dropout Voltage (2-supply operation), Low Noise: 40 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> : 1.2V to 36V, V <sub>OUT</sub> : 0V to 35.7V, current-based reference with 1-resistor V <sub>OUT</sub> set; directly parallelable (no op amp required), stable with ceramic caps, TO-220, SOT-223, MSOP and 3 × 3 DFN Packages; "-1" version has integrated internal ballast resistor
LT3082	200mA, Parallelable, Single Resistor, Low Dropout Linear Regulator	Outputs May Be Paralleled for Higher Output, Current or Heat Spreading, Wide Input Voltage Range: 1.2V to 40V Low Value Input/Output Capacitors Required: 0.22 $\mu$ F, Single Resistor Sets Output Voltage Initial Set Pin Current Accuracy: 1%, Low Output Noise: 40 $\mu$ V <sub>RMS</sub> (10Hz to 100kHz) Reverse-Battery Protection, Reverse-Current Protection 8-Lead SOT-23, 3-Lead SOT-223 and 8-Lead 3mm × 3mm DFN Packages
LT3085	500mA, Parallelable, Low Noise, Low Dropout Linear Regulator	275mV Dropout Voltage (2-supply operation), Low Noise: 40 $\mu$ V <sub>RMS</sub> , V <sub>IN</sub> : 1.2V to 36V, V <sub>OUT</sub> : 0V to 35.7V, current-based reference with 1-resistor V <sub>OUT</sub> set; directly parallelable (no op amp required), stable with ceramic caps, MS8E and 2 × 3 DFN-6 packages
LT3092	200mA Two-Terminal Programmable Current Source	Programmable Two-Terminal Current Source, Maximum Output Current: 200mA Wide Input Voltage Range: 1.2V to 40V, Resistor Ratio Sets Output Current Initial Set Pin Current Accuracy: 1%, Current Limit and Thermal Shutdown Protection Reverse-Voltage Protection, Reverse-Current Protection 8-Lead SOT-23, 3-Lead SOT-223 and 8-Lead 3mm × 3mm DFN Packages