

# NUP4012PXV6

## Quad Transient Voltage Suppressor Array

### ESD Protection Diodes with Ultra-Low (0.7 pF) Capacitance

The four-line voltage transient suppressor array is designed to protect voltage-sensitive components that require ultra-low capacitance from ESD and transient voltage events. This device features a common anode design which protects four independent data lines in a single SOT-563 low profile package.

Excellent clamping capability, low capacitance, low leakage, and fast response time make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs.

#### Features

- Low Capacitance (0.7 pF Typical)
- Protects up to Four Data Lines
- SOT-563 1.6 mm x 1.6 mm
- Low Profile of 0.55 mm for Slim Design Ultra
- D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>, and D<sub>4</sub> Pins = 5.2 V Minimum Protection
- ESD Rating: IEC61000-4-2: Level 4
- This is a Pb-Free Device

#### Typical Applications

- USB 2.0 High-Speed Interface
- Cell Phones
- MP3 Players
- SIM Card Protection

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C, unless otherwise specified)

| Symbol           | Rating   | Value      | Unit |
|------------------|--|------------|------|
| T <sub>J</sub>   | Operating Junction Temperature Range           | -40 to 125 | °C   |
| T <sub>STG</sub> | Storage Temperature Range                      | -55 to 150 | °C   |
| T <sub>L</sub>   | Lead Solder Temperature – Maximum (10 seconds) | 260        | °C   |
| ESD              | IEC 61000-4-2 Contact                          | 8000       | V    |


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

See Application Note AND8308/D for further description of survivability specs.



ON Semiconductor®

<http://onsemi.com>



SOT-563  
CASE 463A

#### MARKING DIAGRAM



P7 = Device Code  
M = Date Code\*  
■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

| Device         | Package           | Shipping†        |
|----------------|-------------------|------------------|
| NUP4012PXV6T1G | SOT-563 (Pb-Free) | 3000/Tape & Reel |


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NUP4012PXV6

## ELECTRICAL CHARACTERISTICS

( $T_A = 25^\circ\text{C}$  unless otherwise noted)

| Symbol    | Parameter                                      |
|-----------|--|
| $I_{PP}$  | Maximum Reverse Peak Pulse Current             |
| $V_C$     | Clamping Voltage @ $I_{PP}$                    |
| $V_{RWM}$ | Working Peak Reverse Voltage                   |
| $I_R$     | Maximum Reverse Leakage Current @ $V_{RWM}$    |
| $V_{BR}$  | Breakdown Voltage @ $I_T$                      |
| $I_T$     | Test Current                                   |
| $I_F$     | Forward Current                                |
| $V_F$     | Forward Voltage @ $I_F$                        |
| $P_{pk}$  | Peak Power Dissipation                         |
| C         | Max. Capacitance @ $V_R = 0$ and $f = 1.0$ MHz |




\*See Application Note AND8308/D for detailed explanations of datasheet parameters.


## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , unless otherwise specified)

| Parameter  | Conditions                             | Symbol    | Min             | Typ | Max | Unit          |
|--|--|-----------|-----------------|-----|-----|---------------|
| Reverse Working Voltage ( $D_1, D_2, D_3,$ and $D_4$ ) | (Note 1)                               | $V_{RWM}$ | -               | -   | 4.0 | V             |
| Breakdown Voltage ( $D_1, D_2, D_3,$ and $D_4$ )       | $I_T = 1$ mA, (Note 2)                 | $V_{BR}$  | 5.2             | 5.5 | -   | V             |
| Reverse Leakage Current ( $D_1, D_2, D_3,$ and $D_4$ ) | @ $V_{RWM}$                            | $I_R$     | -               | -   | 1.0 | $\mu\text{A}$ |
| Capacitance ( $D_1, D_2, D_3,$ and $D_4$ )             | $V_R = 0$ V, $f = 1$ MHz (Line to GND) | $C_J$     | -               | 0.7 | 0.9 | pF            |
| Clamping Voltage                                       | @ $I_{PP} = 1$ A (Note 3)              | $V_C$     | -               | -   | 9.5 | V             |
| Clamping Voltage                                       | Per IEC61000-4-2 (Note 4)              | $V_C$     | Figures 1 and 2 |     |     | V             |

1. TVS devices are normally selected according to the working peak reverse voltage ( $V_{RWM}$ ), which should be equal or greater than the DC or continuous peak operating voltage level.
2.  $V_{BR}$  is measured at pulse test current  $I_T$ .
3. Surge current waveform per Figure 5.
4. Typical waveform. For test procedure see Figures 3 and 4 and Application Note AND8307/D.



**Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC61000-4-2**



**Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2**

# NUP4012PXV6

## IEC 61000-4-2 Spec.

| Level | Test Voltage (kV) | First Peak Current (A) | Current at 30 ns (A) | Current at 60 ns (A) |
|-------|-------------------|------------------------|----------------------|----------------------|
| 1     | 2                 | 7.5                    | 4                    | 2                    |
| 2     | 4                 | 15                     | 8                    | 4                    |
| 3     | 6                 | 22.5                   | 12                   | 6                    |
| 4     | 8                 | 30                     | 16                   | 8                    |




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

### ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.





Figure 5. 8 X 20 μs Pulse Waveform

# NUP4012PXV6

## PACKAGE DIMENSIONS

SOT-563, 6 LEAD  
CASE 463A-01  
ISSUE F




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

| DIM | MILLIMETERS |      |      | INCHES   |       |       |
|-----|-------------|------|------|----------|-------|-------|
|     | MIN         | NOM  | MAX  | MIN      | NOM   | MAX   |
| A   | 0.50        | 0.55 | 0.60 | 0.020    | 0.021 | 0.023 |
| b   | 0.17        | 0.22 | 0.27 | 0.007    | 0.009 | 0.011 |
| C   | 0.08        | 0.12 | 0.18 | 0.003    | 0.005 | 0.007 |
| D   | 1.50        | 1.60 | 1.70 | 0.059    | 0.062 | 0.066 |
| E   | 1.10        | 1.20 | 1.30 | 0.043    | 0.047 | 0.051 |
| e   | 0.5 BSC     |      |      | 0.02 BSC |       |       |
| L   | 0.10        | 0.20 | 0.30 | 0.004    | 0.008 | 0.012 |
| HE  | 1.50        | 1.60 | 1.70 | 0.059    | 0.062 | 0.066 |

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** orderlit@onsemi.com

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative