

78M6612 Single-Phase, Dual-Outlet Power and Energy Measurement IC

Simplifying System IntegrationTM

DATA SHEET

June 2009


DESCRIPTION

The Teridian 78M6612 is a highly integrated, single-phase, power and energy measurement and monitoring SOC which includes a 32-bit compute engine (CE), an MPU core, RTC, and Flash. The Teridian patented Single

Converter Technology[®] with a 22-bit delta-sigma ADC, 4 analog inputs, digital temperature compensation, and precision voltage reference supports a wide range of single-phase, dual-outlet power measurement applications with very few external components.

With measurement technology leveraged from Teridian's flagship utility metering IC's it offers features including 32 KB of Flash program memory, 2 KB shared RAM, three low power modes with internal timer or external event wakeup, 2 UARTs, I²C/Micro wire EEPROM I/F, and an insystem programmable Flash. Complete Outlet Measurement Unit (OMU) and AC Power Monitor (AC-PMON) firmware is available or can be pre-loaded into the IC.

A complete array of ICE and development tools, programming libraries and reference designs enable rapid development and certification of Power and Energy Measurement solutions that meet the most demanding worldwide electricity metering standards.



FEATURES

- Measures each outlet of a duplex receptacle with a single IC
- Provides complete energy measurement and communication protocol capability in a single IC
- Intelligent switch control capability
- < 0.5% Wh accuracy over 2000:1 current range and over temperature
- Exceeds IEC62053 / ANSIC12.20 standards
- Voltage reference < 40 ppm/°C
- Four sensor inputs VDD referenced
- Low jitter Wh and VARh pulse test outputs (10 kHz maximum)
- · Pulse count for pulse outputs
- Line frequency count for RTC
- Digital temperature compensation
- · Sag detection for phase A and B
- Independent 32-bit compute engine
- 46-64 Hz line frequency range with same calibration
- Phase compensation (±7°)
- Battery backup for RTC and battery monitor
- Three battery modes with wake-up timer:

Brownout mode (48 µA)

LCD mode (5.7 µA)

Sleep mode (2.9 µA)

- · Energy display on main power failure
- · Wake-up timer
- 22-bit delta-sigma ADC
- 8-bit MPU (80515), 1 clock cycle per instruction w/ integrated ICE for MPU debug
- RTC with temperature compensation
- Auto-Calibration
- Hardware watchdog timer, power fail monitor
- LCD driver (up to 152 pixels)
- Up to 18 general purpose I/O pins
- 32 kHz time base
- · 32 KB Flash with security
- 2 KB MPU XRAM
- Two UARTs
- Digital I/O pins compatible with 5 V inputs
- 64-pin LQFP or 68-pin QFN package
- RoHS compliant (6/6) lead-free packages
- Complete Application Firmware available

Table of Contents

1	Hard	dware Description	8
	1.1	Hardware Overview	8
	1.2	Analog Front End (AFE)	9
		1.2.1 Input Multiplexer	
		1.2.2 A/D Converter (ADC)	
		1.2.3 FIR Filter	
		1.2.4 Voltage References	
		1.2.5 Temperature Sensor	
		1.2.6 Battery Monitor	
		1.2.7 Functional Description	
	1.3	Digital Computation Engine (CE)	
		1.3.1 Measurement Equations	
		1.3.2 Real-Time Monitor	
		1.3.3 Pulse Generator	
		1.3.4 CE Functional Overview	
	1.4		
		1.4.1 Memory Organization	
		1.4.2 Special Function Registers (SFRs)	
		1.4.3 Special Function Registers (Generic 80515 SFRs)	
		1.4.4 Special Function Registers Specific to the 78M6612	
		1.4.5 Instruction Set	
		1.4.6 UARTs	
		1.4.7 Timers and Counters	27
		1.4.8 WD Timer (Software Watchdog Timer)	29
		1.4.9 Interrupts	
	1.5	On-Chip Resources	40
		1.5.1 Oscillator	40
		1.5.2 PLL and Internal Clocks	40
		1.5.3 Real-Time Clock (RTC)	40
		1.5.4 Temperature Sensor	
		1.5.5 Physical Memory	
		1.5.6 Optical Interface	42
		1.5.7 Digital I/O	43
		1.5.8 LCD Drivers	
		1.5.9 Battery Monitor	
		1.5.10 EEPROM Interface	
		1.5.11 Hardware Watchdog Timer	49
		1.5.12 Program Security	
		1.5.13 Test Ports	50
2	Fund	ctional Description	51
	2.1	Theory of Operation	51
	2.2	System Timing Summary	
	2.3	Battery Modes	
		2.3.1 BROWNOUT Mode	
		2.3.2 LCD Mode	
		2.3.3 SLEEP Mode	
	2.4	Fault and Reset Behavior	
	2.5	Wake Up Behavior	
		2.5.1 Wake on Timer	
	2.6	Data Flow	61
	2.7	CE/MPU Communication	62

3	Appl	ication Information	63
	3.1	Connection of Sensors (CT, Resistive Shunt)	63
	3.2	Temperature Measurement	64
	3.3	Temperature Compensation	
	3.4	Temperature Compensation and Mains Frequency Stabilization for the RTC	
	3.5	Connecting 5V Devices	
	3.6	Connecting LCDs	
	3.7	Connecting I ² C EEPROMs	
	3.8	Connecting 3-Wire EEPROMs	
	3.9	UARTO (TX/RX)	
		UART1 Interface	
		Connecting V1 and Reset Pins	
		Connecting the Emulator Port Pins	
		Crystal Oscillator	
		MPU Firmware Library	
		Measurement Calibration	
_			
4		ware Interface	
	4.1	I/O RAM Map	
	4.2	SFR Map (SFRs Specific to Teridian 80515)	
	4.3	I/O RAM Description – Alphabetical Order	
	4.4	CE Interface Description	
		4.4.1 CE Program	
		4.4.2 Formats	
		4.4.3 Constants	
		4.4.4 Environment	
		4.4.6 CE Status	
		4.4.7 CE Transfer Variables	
_	Пос	trical Specifications	
5		·	
	5.1	Absolute Maximum Ratings	
	5.2	Recommended External Components	
	5.3	Recommended Operating Conditions	
	5.4	Performance Specifications	
		5.4.2 Output Logic Levels	
		5.4.3 Power-Fault Comparator	
		5.4.4 Battery Monitor	
		5.4.5 Supply Current	
		5.4.6 V3P3D Switch	
		5.4.7 2.5V Voltage Regulator	
		5.4.8 Low Power Voltage Regulator	
		5.4.9 Crystal Oscillator	
		5.4.10 VŘEF, VBIAS	
		5.4.11 LCD Drivers	
		5.4.12 ADC Converter, V3P3A Referenced	96
		5.4.13 UART1 Interface	96
		5.4.14 Temperature Sensor	96
	5.5	Timing Specifications	97
		5.5.1 RAM and Flash Memory	
		5.5.2 Flash Memory Timing	
		5.5.3 EEPROM Interface	
		5.5.4 RESET and V1	
		5.5.5 RTC	97

		5.5.6	Typical Performance Data	98
6	Pacl	kaging		100
	6.1	64 LQ	FP Package	100
		6.1.1	Pinout	100
			Package Outline (LQFP 64)	
		6.1.3	Recommended PCB Land Pattern for the LQFP-64 Package	102
	6.2		QFN Package	
		6.2.1	Pinout	103
			Package Outline	
		6.2.3	Recommended PCB Land Pattern for the QFN-68 Package	105
			•	
7	Pin l	Descrip	otions	106
7	Pin 1		_	
7		Power	otions	106
7	7.1	Power/ Analog	Ground Pins	106
7 8	7.1 7.2 7.3	Power/ Analog Digital	Ground Pinsg Pins	106 106 107
-	7.1 7.2 7.3 I/O E	Power/ Analog Digital Equival e	otions /Ground Pins g Pins Pins	106 106 107
8	7.1 7.2 7.3 I/O E	Power, Analog Digital Equivale ering In	otions /Ground Pins g Pins Pins ent Circuits	106 107 108
8	7.1 7.2 7.3 I/O E Orde Rela	Power, Analog Digital Equivale ering In	otions /Ground Pins g Pins Pins ent Circuits	106107108109

Figures

Figure 1: IC Functional Block Diagram	7
Figure 2: General Topology of a Chopped Amplifier	
Figure 3: AFE Block Diagram	
Figure 4: Samples from Multiplexer Cycle	14
Figure 5: Accumulation Interval	
Figure 6: Interrupt Structure	39
Figure 7: Optical Interface	42
Figure 8: Connecting an External Load to DIO Pins	
Figure 9: 3-Wire Interface. Write Command, HiZ=0	47
Figure 10: 3-Wire Interface. Write Command, HiZ=1	48
Figure 11: 3-Wire Interface. Read Command	48
Figure 12: 3-Wire Interface. Write Command when CNT=0	48
Figure 13: 3-Wire Interface. Write Command when HiZ=1 and WFR=1	48
Figure 14: Functions Defined by V1	49
Figure 15: Voltage. Current, Momentary and Accumulated Energy	51
Figure 16: Timing Relationship between ADC MUX, Compute Engine, and Serial Transfers	52
Figure 17: RTM Output Format	52
Figure 18: Operation Modes State Diagram	55
Figure 19: Functional Blocks in BROWNOUT Mode (inactive blocks grayed out)	56
Figure 20: Functional Blocks in LCD Mode (inactive blocks grayed out)	57
Figure 21: Functional Blocks in SLEEP Mode (inactive blocks grayed out)	58
Figure 22: Transition from BROWNOUT to MISSION Mode when System Power Returns	59
Figure 23: Power-Up Timing with V3P3SYS and VBAT Tied Together	59
Figure 24: Power-Up Timing with VBAT Only	60
Figure 25: MPU/CE Data Flow	
Figure 26: MPU/CE Communication	62
Figure 27: Resistive Voltage Divider (Left), Current Transformer (Right)	63
Figure 28: Resistive Shunt	63
Figure 29: Crystal Frequency over Temperature	65
Figure 30: Crystal Compensation	
Figure 31: Connecting LCDs	67
Figure 32: I ² C EEPROM Connection	70
Figure 33: 3-Wire EEPROM Connection	70
Figure 34: Connections for the RX Pin	
Figure 35: Connection for Optical Components	71
Figure 36: Voltage Divider for V1	
Figure 37: External Components for RESET: Development Circuit (Left), Production Circuit (Right)	72
Figure 38: External Components for the Emulator Interface	73
Figure 39: Wh Accuracy, 10 mA to 20 A at 120 V/60 Hz and Room Temperature Using a 4 mΩ	
Current Shunt	98
Figure 40: Measurement Accuracy over Harmonics at 240 V, 30A per IEC62053-2x Section 8.2.1	
	98
Figure 41: Typical Measurement Accuracy over Temperature Relative to 25°C	99
Figure 42: 64-Pin LQFP Pinout	100
Figure 43: 68-Pin OFN Pinout	103

Tables

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles	o
Table 2: CE DRAM Locations for ADC Results	
Table 3: Memory Map	
Table 4: Stretch Memory Cycle Width	
Table 5: Internal Data Memory Map	
Table 6: Special Function Registers Locations	
Table 7: Special Function Registers Reset Values	
Table 8: PSW Register	
Table 9: Port Registers	22
Table 10: Special Function Registers	22
Table 11: Baud Rate Generation	24
Table 12: UART Modes	24
Table 13: The SOCON Register	25
Table 14: The SICON Register	26
Table 15: The TCON Register	
Table 16: The TMOD Register	
Table 17: Timers/Counters Mode Description	28
Table 18: Timer Modes	
Table 19: The PCON Register	29
Table 20: The IENO Register	30
Table 21: The IEN1 Register	30
Table 22: The IP0 Register	
Table 23: The WDTREL Register	
Table 24: The IENO Register	
Table 25: The IEN1 Register	
Table 26: The IEN2 Register	33
Table 27: The TCON Register	33
Table 28: The T2CON Bit Functions	33
Table 29: The IRCON Register	34
Table 30: External MPU Interrupts	
Table 31: Interrupt Enable and Flag Bits	
Table 32: Priority Level Groups	
Table 33: The IP0 Register	
Table 34: The IP1 Register	
Table 35: Priority Levels	
Table 36: Interrupt Polling Sequence	
Table 37: Interrupt Vectors	
Table 38: Data/Direction Registers and Internal Resources for DIO Pin Groups	
Table 39: DIO_DIR Control Bit	
Table 40: Selectable Controls using the DIO_DIR Bits	
Table 41: EECTRL Status Bits	
Table 42: EECTRL Bits for 3-Wire Interface	
Table 43: TMUX[4:0] Selections	
Table 44: Available Circuit Functions	
Table 45: Frequency over Temperature	
Table 46: LCD and DIO Pin Assignment by LCD_NUM for the QFN-68 Package	
Table 47: LCD and DIO Pin Assignment by LCD_NUM for the LQFP-64 Package	
Table 48: I/O RAM Map – In Numerical Order	
Table 49: SFR Map – In Numerical Order	
Table 50: I/O RAM Map – Alphabetical Order	76




Figure 1: IC Functional Block Diagram

1 Hardware Description

1.1 Hardware Overview

The Teridian 78M6612 single-chip measurement unit integrates all primary functional blocks required to implement a solid-state electricity Power and Energy Measurement function. Included on chips are:

- An analog front end (AFE)
- An independent digital computation engine (CE)
- An 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515)
- A voltage reference
- A temperature sensor
- LCD drivers
- RAM and Flash memory
- A real time clock (RTC)
- A variety of I/O pins

Various current sensor technologies are supported including Current Transformers (CT), and Resistive Shunts.

In a typical application, the 32-bit compute engine (CE) of the 78M6612 sequentially processes the samples from the voltage inputs on pins IA, VA, IB, VB and performs calculations to measure active energy (Wh), reactive energy (VARh), A²h, and V²h for four-quadrant measurement. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.

In addition to advanced measurement functions, the real time clock function allows the 78M6612 to record time of use (TOU) measurement information for multi-rate applications and to time-stamp events. Measurements can be displayed on 3.3 V LCDs if desired. Flexible mapping of LCD display segments will facilitate utilization of existing custom LCDs. Design trade-off between number of LCD segments vs. DIO pins can be implemented in software to accommodate various requirements.

In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement and RTC accuracy, e.g. to meet the requirements of ANSI and IEC standards. Temperature dependent external components such as crystal oscillator, current transformers (CTs), and their corresponding signal conditioning circuits can be characterized and their correction factors can be programmed to produce measurements with exceptional accuracy over the industrial temperature range, if desired.

One of the two internal UARTs is adapted to support an Infrared LED with internal drive and sense configuration, and can also function as a standard UART. The optical output can be modulated at 38 kHz. A block diagram of the IC is shown in Figure 1. A detailed description of various functional blocks follows.

1.2 Analog Front End (AFE)

The AFE of the 78M6612 is comprised of an input multiplexer, a delta-sigma A/D converter and a voltage reference.

1.2.1 Input Multiplexer

The input multiplexer supports up to four input signals that are applied to pins IA, VA, IB and VB of the device. Additionally, using the alternate mux selection, it has the ability to select temperature and the battery voltage. The multiplexer can be operated in two modes:

- During a normal multiplexer cycle, the signals from the IA, IB, VA, and VB pins are selected.
- During the alternate multiplexer cycle, the temperature signal (TEMP) and the battery monitor are selected, along with the signal sources shown in Table 1. To prevent unnecessary drainage on the battery, the battery monitor is enabled only with the *BME* bit (0x2020[6]) in the I/O RAM.

The alternate mux cycles are usually performed infrequently (e.g. every second) by the MPU. In order to prevent disruption of the voltage tracking PLL and voltage allpass networks, VA is not replaced in the ALT mux selections. Table 1 details the regular and alternative MUX sequences. Missing samples due to an ALT multiplexer sequence are filled in by the CE.

	F	Regular MU	X Sequenc	е		ALT MUX	Sequence	
		Mux	State			Mux	State	
EQU	0	1	2	3	0	1	2	3
2	IA	VA	IB	VB	TEMP	VA	IB	VBAT

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles

In a typical application, IA and IB are connected to current sensors that sense the current on each branch of the line voltage. VA and VB are typically connected to voltage sensors through resistor dividers.

The multiplexer control circuit handles the setting of the multiplexer. The function of the control circuit is governed by the I/O RAM registers MUX_ALT , MUX_DIV and EQU. MUX_DIV controls the number of samples per cycle. It can request 2, 3, or 4 multiplexer states per cycle. Multiplexer states above 4 are reserved and must not be used. The multiplexer always starts at the beginning of its list and proceeds until MUX_DIV states have been converted.

The MUX_ALT bit requests an alternative multiplexer frame. The bit may be asserted on any MPU cycle and may be subsequently de-asserted on any cycle including the next one. A rising edge on MUX_ALT will cause the multiplexer control circuit to wait until the next multiplexer cycle and implement a single alternate cycle.

The multiplexer control circuit also controls the FIR filter initiation and the chopping of the ADC reference voltage, VREF. The multiplexer control circuit is clocked by CK32, the 32768 Hz clock from the PLL block, and launches with each new pass of the CE program.

1.2.2 A/D Converter (ADC)

A single delta-sigma A/D converter digitizes the voltage and current inputs to the 78M6612. The resolution of the ADC is programmable using the *FIR_LEN* register as shown in Section 4.3 I/O RAM Description. ADC resolution can be selected to be 21 bits (*FIR_LEN*=0), or 22 bits (*FIR_LEN*=1). Conversion time is two cycles of CK32 with *FIR_LEN* = 0 and three cycles with *FIR_LEN* = 1.

In order to provide the maximum resolution, the ADC should be operated with $FIR_LEN = 1$. Accuracy and timing specifications in this data sheet are based on $FIR_LEN = 1$.

Initiation of each ADC conversion is controlled by the multiplexer control circuit as described previously. At the end of each ADC conversion, the FIR filter output data is stored into the CE DRAM location determined by the multiplexer selection.

1.2.3 FIR Filter

The finite impulse response filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR filter is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data is stored into the fixed CE DRAM location determined by the multiplexer selection. FIR data is stored LSB justified, but shifted left by nine bits.

1.2.4 Voltage References

The device includes an on-chip precision bandgap voltage reference that incorporates auto-zero techniques. The reference is trimmed to minimize errors caused by component mismatch and drift. The result is a voltage output with a predictable temperature coefficient.

The amplifier within the reference is chopper stabilized, i.e. the polarity can be switched by the MPU using the I/O RAM register *CHOP_E* (0x2002[5:4]). The two bits in the *CHOP_E* register enable the MPU to operate the chopper circuit in regular or inverted operation, or in "toggling" mode. When the chopper circuit is toggled in between multiplexer cycles, DC offsets on the measured signals will automatically be averaged out.

The general topology of a chopped amplifier is given in Figure 2.




Figure 2: General Topology of a Chopped Amplifier

It is assumed that an offset voltage Voff appears at the positive amplifier input. With all switches, as controlled by CROSS in the "A" position, the output voltage is:

$$Voutp - Voutn = G (Vinp + Voff - Vinn) = G (Vinp - Vinn) + G Voff$$

With all switches set to the "B" position by applying the inverted CROSS signal, the output voltage is:

Voutn – Voutp =
$$G$$
 (Vinn – Vinp + Voff) = G (Vinn – Vinp) + G Voff, or Voutp – Voutn = G (Vinp – Vinn) - G Voff

Thus, when CROSS is toggled, e.g. after each multiplexer cycle, the offset will alternately appear on the output as positive and negative, which results in the offset effectively being eliminated, regardless of its polarity or magnitude.

When CROSS is high, the hookup of the amplifier input devices is reversed. This preserves the overall polarity of that amplifier gain, it inverts its input offset. By alternately reversing the connection, the amplifier's offset is averaged to zero. This removes the most significant long-term drift mechanism in the voltage reference. The *CHOP_E* bits control the behavior of CROSS. The CROSS signal will reverse the amplifier connection in the voltage reference in order to negate the effects of its offset. On the first CK32

rising edge after the last mux state of its sequence, the mux will wait one additional CK32 cycle before beginning a new frame. At the beginning of this cycle, the value of CROSS will be updated according to the *CHOP_E* bits. The extra CK32 cycle allows time for the chopped VREF to settle. During this cycle, MUXSYNC is held high. The leading edge of muxsync initiates a pass through the CE program sequence. The beginning of the sequence is the serial readout of the four RTM words.

CHOP_E has 3 states: positive, reverse, and chop. In the positive state, CROSS is held low. In the reverse state, CROSS is held high. In the chop state, CROSS is toggled near the end of each Mux Frame, as described above. It is desirable that CROSS take on alternate values at the beginning of each Mux cycle. For this reason, if chop state is selected, CROSS will not toggle at the end of the last Mux cycle in a SUM cycle.

The internal bias voltage VBIAS (typically 1.6 V) is used by the ADC when measuring the temperature and battery monitor signals.

1.2.5 Temperature Sensor

The 78M6612 includes an on-chip temperature sensor implemented as a bandgap reference. It is used to determine the die temperature The MPU may request an alternate multiplexer cycle containing the temperature sensor output by asserting MUX_ALT .

The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see Section 3.3 Temperature Compensation).

1.2.6 Battery Monitor

The battery voltage is measured by the ADC during alternative multiplexer frames if the *BME* (Battery Measure Enable) bit in the I/O RAM is set. While *BME* is set, an on-chip 45 k Ω load resistor is applied to the battery, and a scaled fraction of the battery voltage is applied to the ADC input. After each alternative MUX frame, the result of the ADC conversion is available at CE DRAM address 07. *BME* is ignored and assumed zero when system power is not available (V1 < VBIAS). See Section 5.4.4 Battery Monitor for details regarding the ADC LSB size and the conversion accuracy.

1.2.7 Functional Description

The AFE functions as a data acquisition system, controlled by the MPU. The main signals (IA, VA, IB, VB) are sampled and the ADC counts obtained are stored in CE DRAM where they can be accessed by the CE and, if necessary, by the MPU. Alternate multiplexer cycles are initiated less frequently by the MPU to gather access to the slow temperature and battery signals.




Figure 3: AFE Block Diagram

1.3 Digital Computation Engine (CE)

The CE, a dedicated 32-bit signal processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time).
- Frequency-insensitive delay cancellation on all four channels (to compensate for the delay between samples caused by the multiplexing scheme).
- 90° phase shifter (for VAR calculations).
- Pulse generation.
- Monitoring of the input signal frequency (for frequency and phase information).
- Monitoring of the input signal amplitude (for sag detection).
- Scaling of the processed samples based on calibration coefficients.



CE code is provided by Teridian as a part of the application firmware available. The CE is not programmable by the user. Measurement algorithms in the CE code can be customized by Teridian upon request.

The CE program resides in Flash memory. Common access to Flash memory by CE and MPU is controlled by a memory share circuit. Each CE instruction word is two bytes long. Allocated Flash space for the CE program cannot exceed 1024 words (2 KB). The CE program counter begins a pass through the CE code each time multiplexer state 0 begins. The code pass ends when a HALT instruction is executed. For proper operation, the code pass must be completed before the multiplexer cycle ends (see Section 2.2 System Timing Summary).

The CE program must begin on a 1 Kbyte boundary of the Flash address. The I/O RAM register $CE_LCTN[4:0]$ defines which 1 KB boundary contains the CE code. Thus, the first CE instruction is located at $1024*CE_LCTN[4:0]$.

The CE DRAM can be accessed by the FIR filter block, the RTM circuit, the CE, and the MPU. Assigned time slots are reserved for FIR, RTM, and MPU, respectively, to prevent bus contention for CE DRAM data access. Holding registers are used to convert 8-bit wide MPU data to/from 32-bit wide CE DRAM data, and wait states are inserted as needed, depending on the frequency of CKMPU.

The CE DRAM contains 128 32-bit words. The MPU can read and write the CE DRAM as the primary means of data communication between the two processors.

Table 2 shows the CE DRAM addresses allocated to analog inputs from the AFE.

Address (Hex)	Name	Description
1000	IA	Branch A current
1004	VA	A voltage
1008	IB	Branch B current
100C	VB	B voltage
1010	_	Not used
1014	_	Not used
1018	TEMP	Temperature
101C	VBAT	Battery voltage

Table 2: CE DRAM Locations for ADC Results

The CE of the 78M6612 is aided by support hardware that facilitates implementation of equations, pulse counters, and accumulators. This support hardware is controlled through I/O RAM locations *EQU* (equation assist), *DIO_PV* and *DIO_PW* (pulse count assist), and *PRE_SAMPS* and *SUM_CYCLES* (accumulation assist). *PRE_SAMPS* and *SUM_CYCLES* support a dual level accumulation scheme where the first accumulator accumulates results from *PRE_SAMPS* samples and the second accumulator accumulates up to *SUM_CYCLES* of the first accumulator results. The integration time for each energy output is *PRE_SAMPS* * *SUM_CYCLES*/2520.6 (with *MUX_DIV* = 01). CE hardware issues the XFER_BUSY interrupt when the accumulation is complete.

1.3.1 Measurement Equations

Refer to the applicable 78M6612 Firmware Description Document for further details.

1.3.2 Real-Time Monitor

The CE contains a Real-Time Monitor (RTM), which can be programmed through the UART to monitor four selectable CE DRAM locations at full sample rate for system debug purposes. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass. The RTM can be enabled and disabled with RTM_EN . The RTM output is clocked by CKTEST. Each RTM word is clocked out in 35 cycles and contains a leading flag bit. See Section 2 Functional Description for the RTM output format. RTM is low when not in use.

1.3.3 Pulse Generator

The chip contains two pulse generators that create low-jitter pulses at a rate set by either CE or MPU for calibration purposes. The function is distinguished by *EXT_PULSE* (a CE input variable in CE DRAM):

- If EXT_PULSE = 1, APULSEW*WRATE and APULSER*WRATE control the pulse rate (external pulse generation).
- If EXT_PULSE is 0, APULSEW is replaced with WSUM_X and APULSER is replaced with VARSUM_X (internal pulse generation).

The I/O RAM bits *DIO_PV* and *DIO_PW*, as described in Section 1.5.7 Digital I/O, can be programmed to route WPULSE to the output pin DIO6 and VARPULSE to the output pin DIO7. Pulses can also be output on TX1 (see *TX1E[1:0]* for details).

During each CE code pass, the hardware stores exported sign bits in an 8-bit FIFO and outputs them at a specified interval. This permits the CE code to calculate all of the pulse generator outputs at the beginning of its code pass and to rely on hardware to spread them over the MUX frame. The FIFO is reset at the beginning of each MUX frame. *PLS_INTERVAL* controls the delay to the first pulse update and the interval between subsequent updates. Its LSB is four CK_FIR cycles, or 4 * 203ns. If *PLS_INTERVAL* is zero, the FIFO is deactivated and the pulse outputs are updated immediately. Thus, the internal is *4*PLS_INTERVAL*.

For use with the standard CE code supplied by Teridian, *PLS_INTERVAL* is set to a fixed value of 81. *PLS_INTERVAL* is specified so that all of the pulse updates are output <u>before</u> the MUX frame completes.

On-chip hardware provides a maximum pulse width feature: *PLS_MAXWIDTH*[7:0] selects a maximum negative pulse width to be 'Nmax' updates per multiplexer cycle according to the formula: Nmax = (2**PLS_MAXWIDTH*+1). If *PLS_MAXWIDTH* = 255, no width checking is performed.

Given that *PLS_INTERVAL* = 81, the maximum pulse width is determined by:

Maximum Pulse Width = (2 * *PLS_MAXWIDTH* +1) * 81*4*203ns = 65.9µs + *PLS_MAXWIDTH* * 131.5µs

If the pulse period corresponding to the pulse rate exceeds the desired pulse width, a square wave with 50% duty-cycle is generated.

The CE pulse output polarity is programmable to be either positive or negative. Pulse polarity may be inverted with *PLS_INV*. When this bit is set, the pulses are active high, rather than the more usual active low.

1.3.4 CE Functional Overview

The ADC processes one sample per channel per multiplexer cycle. Figure 4 shows the timing of the samples taken during one multiplexer cycle.

The number of samples processed during one accumulation cycle is controlled by the I/O RAM registers *PRE_SAMPS* (0x2001[7:6]) and *SUM_CYCLES* (0x2001[5:0]). The integration time for each energy output is

PRE SAMPS * SUM CYCLES / 2520.6, where 2520.6 is the sample rate [Hz]

for demo firmware 6612_OMU_S2_URT_V1_07. For example, *PRE_SAMPS* = 42 and *SUM_CYCLES* = 50 will establish 2100 samples per accumulation cycle. *PRE_SAMPS* = 100 and *SUM_CYCLES* = 21 will result in the exact same accumulation cycle of 2100 samples or 833 ms. After an accumulation cycle is completed, the XFER_BUSY interrupt signals to the MPU that accumulated data are available.




Figure 4: Samples from Multiplexer Cycle

The end of each multiplexer cycle is signaled to the MPU by the CE_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU.




Figure 5: Accumulation Interval

Figure 5 shows the accumulation interval resulting from $PRE_SAMPS = 42$ and $SUM_CYCLES = 50$, consisting of 2100 samples of 397 μ s each, followed by the XFER_BUSY interrupt. The sampling in this example is applied to a 50Hz signal.

There is no correlation between the line signal frequency and the choice of *PRE_SAMPS* or *SUM_CYCLES* (even though when *SUM_CYCLES* = 42 one set of *SUM_CYCLES* happens to sample a period of 16.6 ms). Furthermore, sampling does not have to start when the line voltage crosses the zero line, and the length of the accumulation interval need not be an integer multiple of the signal cycles.

It is important to note that the length of the accumulation interval, as determined by N_{ACC} , the product of SUM_CYCLES and PRE_SAMPS , is not an exact multiple of 1000 ms. For example, if $SUM_CYCLES = 60$, and $PRE_SAMPS = 00$ (42), the resulting accumulation interval is:

$$\tau = \frac{N_{ACC}}{f_s} = \frac{60 \cdot 42}{\frac{32768Hz}{13}} = \frac{2520}{2520.62Hz} = 999.75ms$$

This means that accurate time measurements should be based on the RTC, not the accumulation interval.

1.4 80515 MPU Core

The 78M6612 includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle. Using a 5 MHz (4.9152 MHz) clock results in a processing throughput of 5 MIPS. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to an 8x performance (in average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock frequency.

Actual processor clocking speed can be adjusted to the total processing demand of the application (measurement calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O RAM register MPU_DIV[2:0].

Typical power and energy measurement functions based on the results provided by the internal 32-bit compute engine (CE) are available for the MPU as part of Teridian's standard library. A standard ANSI "C" 80515 application program library is available to help reduce design cycle.

1.4.1 Memory Organization

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces.

Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: Program memory (Flash), external data memory (XRAM), physically consisting of XRAM, CE DRAM, and I/O RAM, and internal data memory (Internal RAM). Table 3 shows the memory map.

Address (hex)	Memory Technology	Memory Type	Typical Usage	Wait States (at 5 MHz)	Memory Size (bytes)
0000-7FFF	Flash Memory	Non-volatile	MPU Program and non-volatile data	0	32K
on 1K boundary	Flash Memory	Non-volatile	CE program	0	2K
0000-07FF	Static RAM	Volatile	MPU data XRAM,	0	2K
1000-11FF	Static RAM	Volatile	CE data	6	512
2000-20FF	Static RAM	Volatile	Configuration RAM I/O RAM	0	256

Table 3: Memory Map

Internal and External Data Memory: Both internal and external data memory are physically located on the 78M6612 IC. "External" data memory is defined as external to the 80515 MPU core.

Program Memory: The 80515 can theoretically address up to 64 KB of program memory space from 0x0000 to 0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation.

After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.

External Data Memory: While the 80515 is capable of addressing up to 64 KB of external data memory (0x0000 to 0xFFFF), **only the memory ranges shown in Table 3** are supported by the 78M6612.

Contain Physical Memory: The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction (SFR *USR2* provides the upper 8 bytes for the MOVX A,@Ri instruction).

Clock Stretching: MOVX instructions can access fast or slow external RAM and external peripherals. The three low order bits of the *CKCON* register define the stretch memory cycles. Setting all the *CKCON* stretch bits to one allows access to very slow external RAM or external peripherals.

Table 4 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the *CKCON* register, which is in bold in the table, performs the MOVX instructions with a stretch value equal to 1.

CK	CON Regis	ter	Stretch	Read Sigr	nals Width	Write Signal Width		
CKCON[2]	CKCON[1]	CKCON[0]	Value	memaddr	memrd	memaddr	memwr	
0	0	0	0	1	1	2	1	
0	0	1	1	2	2	3	1	
0	1	0	2	3	3	4	2	
0	1	1	3	4	4	5	3	
1	0	0	4	5	5	6	4	
1	0	1	5	6	6	7	5	
1	1	0	6	7	7	8	6	
1	1	1	7	8	8	9	7	

Table 4: Stretch Memory Cycle Width

There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type (MOVX A,@Ri), the contents of R0 or R1, in the current register bank, provide the eight lower-ordered bits of address. The eight high-ordered bits of address are specified with the *USR2* SFR. This method allows the user paged access (256 pages of 256 bytes each) to all ranges of the external data RAM. In the second type of MOVX instruction (MOVX A,@DPTR), the data pointer generates a sixteen-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64 Kbytes), since no additional instructions are needed to set up the eight high ordered bits of address.

It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access to the entire 64 KB of external memory range.

Dual Data Pointer: The Dual Data Pointer accelerates the block moves of data. The standard Data Pointer (DPTR) is a 16-bit register (DPH, DPL) that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called DPTR, the second data pointer is called DPTR1 (DPH1, DPL1). The data pointer select bit chooses the active pointer. The data pointer select bit is located at the LSB of the DPS register (DPS[0]). DPTR is selected when DPS[0] = 0 and DPTR1 is selected when DPS[0] = 1.

The user switches between pointers by toggling the LSB of the *DPS* register. All data pointer-related instructions use the currently selected data pointer for any activity.

The second data pointer may not be supported by certain compilers.

Internal Data Memory: The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide and can be accessed by either direct or indirect addressing. The Special Function Registers occupy the upper 128 bytes. This SFR area is available only by direct addressing. Indirect addressing accesses the upper 128 bytes of Internal RAM.

Internal Data Memory: The lower 128 bytes contain working registers and bit-addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (PSW) select which bank is in use. The next 16 bytes form a block of bit-addressable memory space at bit addresses 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing. Table 5 shows the internal data memory map.

Table 5: Internal Data Memory Map

Address	Direct Addressing	Indirect Addressing			
0xFF	Special Function	RAM			
0x80	Registers (SFRs)	RAIVI			
0x7F	D. Co. address address as				
0x30	Byte-addressable area				
0x2F	D'a ddaeadh an				
0x20	Bit-addressable area				
0x1F	Register banks R0R7				
0x00	Registeri	Jaiiks KuKi			

1.4.2 Special Function Registers (SFRs)

A map of the Special Function Registers is shown in Table 6.

Table 6: Special Function Registers Locations

Hex\Bin	Bit- Address- able			Byte	-Address	able			Hex/Bin
	X000	X001	X010	X011	X100	X101	X110	X111	
F8	INTBITS								FF
F0	В								F7
E8	WDI								EF
E0	A								E7
D8	WDCON								DF
D0	PSW								D7
C8	T2CON								CF
C0	IRCON								C7
B8	IEN1	IP1	SORELH	SIRELH				USR2	BF
В0			FLSHCTL					FPAG	B7
A8	IEN0	IP0	SORELL						AF
A0	P2	DIR2	DIR0						A7
98	SOCON	SOBUF	IEN2	SICON	SIBUF	SIRELL	EEDATA	EECTRL	9F
90	P1	DIR1	DPS		ERASE				97
88	TCON	TMOD	TLO	TL1	TH0	TH1	CKCON		8F
80	P0	SP	DPL	DPH	DPL1	DPH1	WDTREL	PCON	87

Only a few addresses are occupied, the others are not implemented. SFRs specific to the 78M6612 are shown in **bold** print. Any read access to unimplemented addresses will return undefined data, while any write access will have no effect. The registers at 0x80, 0x88, 0x90, etc., are bit-addressable, all others are byte-addressable.

1.4.3 Special Function Registers (Generic 80515 SFRs)

Table 7 shows the location of the SFRs and the value they assume at reset or power-up.

Table 7: Special Function Registers Reset Values

Name	Location	Reset Value	Description	Page
P0	0x80	0xFF	Port 0 (DIO0)	21
SP	0x81	0x07	Stack Pointer	20
DPL	0x82	0x00	Data Pointer 0 Low (Standard Data Pointer)	20
DPH	0x83	0x00	Data Pointer 0 High (Standard Data Pointer)	20
DPL1	0x84	0x00	Data Pointer 1 Low (Second Data Pointer)	17
DPH1	0x85	0x00	Data Pointer 1 High (Second Data Pointer)	17
WDTREL	0x86	0x00	Watchdog Timer Reload register	30
PCON	0x87	0x00	UART Speed Control	28
TCON	0x88	0x00	Timer/Counter Control	26
TMOD	0x89	0x00	Timer Mode Control	27
TLO	0x8A	0x00	Timer 0, low byte	27
TL1	0x8B	0x00	Timer 1, high byte	27
TH0	0x8C	0x00	Timer 0, low byte	27
TH1	0x8D	0x00	Timer 1, high byte	27
CKCON	0x8E	0x01	Clock Control (Stretch=1)	16
P1	0x90	0xFF	Port 1 (DIO1)	21
DPS	0x92	0x00	Data Pointer select Register	17
SOCON	0x98	0x00	Serial Port 0, Control Register	24
S0BUF	0x99	0x00	Serial Port 0, Data Buffer	23
IEN2	0x9A	0x00	Interrupt Enable Register 2	32
SICON	0x9B	0x00	Serial Port 1, Control Register	25
S1BUF	0x9C	0x00	Serial Port 1, Data Buffer	23
SIRELL	0x9D	0x00	Serial Port 1, Reload Register, low byte	23
P2	0xA0	0x00	Port 2 (DIO2)	21
IEN0	0xA8	0x00	Interrupt Enable Register 0	31
IPO	0xA9	0x00	Interrupt Priority Register 0	29
SORELL.	0xAA	0xD9	Serial Port 0, Reload Register, low byte	23
IEN1	0xB8	0x00	Interrupt Enable Register 1	31
IP1	0xB9	0x00	Interrupt Priority Register 1	36
SORELH	0xBA	0x03	Serial Port 0, Reload Register, high byte	23
S1RELH	0xBB	0x03	Serial Port 1, Reload Register, high byte	23
USR2	0xBF	0x00	User 2 Port, high address byte for MOVX@Ri	16
IRCON	0xC0	0x00	Interrupt Request Control Register	33
T2CON	0xC8	0x00	Polarity for INT2 and INT3	32
PSW	0xD0	0x00	Program Status Word	20
WDCON	0xD8	0x00	Baud Rate Control Register (only WDCON.7 bit used)	23
A	0xE0	0x00	Accumulator	20
В	0xF0	0x00	B Register	20

Accumulator (*ACC*, *A*): *ACC* is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as "A", not *ACC*.

B **Register:** The *B* register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data.

Program Status Word (PSW)

Table 8: PSW Register

MSB					LSB		
CV	AC	F0	RS1	RS	OV	_	P

Bit	Symbol	Functio	Function								
PSW[7]	CV	Carry fla	Carry flag.								
PSW[6]	AC	Auxiliary	/ Carry flag fo	r BCD operations.							
PSW[5]	F0	General	General purpose Flag 0 available for user.								
		1	F0 is not to be confused with the $F0$ flag in the CE $STATUS$ register.								
PSW[4]	RS1	_	Register bank select control bits. The contents of <i>RS1</i> and <i>RS0</i> select the working register bank:								
			RS1/RS0	Bank Selected	Location						
PSW[3]	RS0		00	Bank 0	(0x00 - 0x07)						
			01	Bank 1	(0x08 - 0x0F)						
			10	Bank 2	(0x10 - 0x17)						
			11	Bank 3	(0x18 - 0x1F)						
PSW[2]	OV	Overflov	v flag.								
PSW[1]	_	User de	fined flag.								
PSW[0]	P	_	•	y hardware to indicate .e. even parity.	odd / even number of "d	one" bits					

Stack Pointer (*SP***):** The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08.

Data Pointer: The data pointer (DPTR) is 2 bytes wide. The lower part is *DPL*, and the highest is *DPH*. It can be loaded as two registers (e.g. MOV DPL,#data8). It is generally used to access external code or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).

Program Counter: The program counter (*PC*) is 2 bytes wide and initialized to 0x0000 after reset. This register is incremented when fetching operation code or when operating on data from program memory.

Port Registers: The I/O ports are controlled by Special Function Registers *P0*, *P1*, and *P2*. The contents of the SFR can be observed on corresponding pins on the chip. Writing a '1' to any of the ports (see Table 9) causes the corresponding pin to be at high level (V3P3), and writing a '0' causes the corresponding pin to be held at low level (GND). The data direction registers *DIR0*, *DIR1*, and *DIR2* define individual pins as input or output pins (see the Section 1.5.7 Digital I/O for details).

Table 9:	Port	Registers	ŝ
----------	------	-----------	---

Register	SFR Address	R/W	Description
P0	0x80	R/W	Register for port 0 read and write operations (pins DIO4DIO7).
DIR0	0xA2	R/W	Data direction register for port 0. Setting a bit to 1 means that the corresponding pin is an output.
P1	0x90	R/W	Register for port 1 read and write operations (pins DIO8DIO11, DIO14-DIO15).
DIR1	0x91	R/W	Data direction register for port 1.
P2	0xA0	R/W	Register for port 2 read and write operations (pins DIO16DIO17, DIO19DIO21).
DIR2	0xA1	R/W	Data direction register for port 2.

All DIO ports on the chip are bi-directional. Each consists of a Latch (SFR *P0* to *P2*), an output driver, and an input buffer, therefore the MPU can output or read data through any of these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the MPU, for example when counting pulses issued via DIO pins that are under CE control.



The technique of reading the status of or generating interrupts based on DIO pins configured as outputs, can be used to implement pulse counting.

1.4.4 Special Function Registers Specific to the 78M6612

Table 10 shows the location and description of the 78M6612-specific SFRs.

Table 10: Special Function Registers

Register	Alternative Name	SFR Address	R/W	Description
ERASE	FLSH_ERASE	0x94	W	This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for <i>FLSH_ERASE</i> in order to initiate the appropriate Erase cycle (default = 0x00).
				0x55 – Initiate Flash Page Erase cycle. Must be preceded by a write to FLSH_PGADR @ SFR 0xB7.
				0xAA – Initiate Flash Mass Erase cycle. Must be preceded by a write to FLSH_MEEN @ SFR 0xB2 and the debug port must be enabled.
				Any other pattern written to FLSH_ERASE will have no effect.
FPAG	FLSH_PGADR	0xB7	R/W	Flash Page Erase Address register containing the Flash memory page address (page 0 through 127) that will be erased during the Page Erase cycle (default = 0x00).

Register	Alternative Name	SFR Address	R/W	Description
				Must be re-written for each new Page Erase cycle.
EEDATA		0x9E	R/W	I ² C EEPROM interface data register.
EECTRL		0x9F	R/W	I ² C EEPROM interface control register. If the MPU wishes to write a byte of data to EEPROM, it places the data in <i>EEDATA</i> and then writes the 'Transmit' code to <i>EECTRL</i> . The write to <i>EECTRL</i> initiates the transmit sequence. See Section 1.5.10 EEPROM Interface for a description of the command and status bits available for <i>EECTRL</i> .
FLSHCRL		0xB2	R/W W	Bit 0 (FLSH_PWE): Program Write Enable: 0 - MOVX commands refer to XRAM Space, normal operation (default). 1 - MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR. This bit is automatically reset after each byte written to Flash. Writes to this bit are inhibited when interrupts are enabled. Bit 1 (FLSH_MEEN): Mass Erase Enable: 0 - Mass Erase disabled (default). 1 - Mass Erase enabled. Must be re-written for each new Mass Erase cycle. Bit 6 (SECURE):
			R	Enables security provisions that prevent external reading of Flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored. Bit 7 (PREBOOT): Indicates that the preboot sequence is active.
WDI		0xE8	R/W	Only byte operations on the whole WDI register should be used when writing. The byte must have all bits set except the bits that are to be cleared.
	INTO INTO	0.50	R/W W	The multi-purpose register WDI contains the following bits: Bit 0 (IE_XFER): XFER Interrupt Flag: This flag monitors the XFER_BUSY interrupt. It is set by hardware and must be cleared by the interrupt handler. Bit 1 (IE_RTC): RTC Interrupt Flag: This flag monitors the RTC_1SEC interrupt. It is set by hardware and must be cleared by the interrupt handler. Bit 7 (WD_RST): WD Timer Reset: Read: Reads the PLL_FALL interrupt flag. Write 0: Clears the PLL_FALL interrupt flag. Write 1: Resets the watch dog timer.
INTBITS	INT0INT6	0xF8	R	Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use.

1.4.5 Instruction Set

All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set and of the associated op-codes is contained in the Teridian 78M6612 Firmware Developer's Manual.

1.4.6 **UARTs**

The 78M6612 includes a UART (UART0) that can be programmed to communicate with a variety of external devices. A second UART (UART1) is connected to the optical port, as described in Section 1.5.6 Optical Interface.

The UARTs are dedicated 2-wire serial interfaces, which can communicate with an external device at up to 38,400 bits/s. The operation of each pin is as follows:

- UART RX: Serial input data are applied at this pin. Conforming to RS-232 standard, the bytes are input LSB first.
- UART TX: This pin is used to output the serial data. The bytes are output LSB first.

The 78M6612 has several UART-related registers for the control and buffering of serial data.

The serial buffers consist of sets of two separate registers (one set for each UART), a transmit buffer (SOBUF, SIBUF) and a receive buffer (ROBUF, RIBUF). Writing data to the transmit buffer starts the transmission by the associated UART. Received data are available by reading from the receive buffer. Both UARTs can simultaneously transmit and receive data.

WDCON[7] selects whether timer 1 or the internal baud rate generator is used. All UART transfers are programmable for parity enable, parity, 2 stop bits/1 stop bit and XON/XOFF options for variable communication baud rates from 300 to 38,400 bps. Table 11 shows how the baud rates are calculated. Table 12 shows the selectable UART operation modes.

 Using Timer 1 (WDCON[7] = 0)
 Using Internal Baud Rate Generator (WDCON[7] = 1)

 JART 0
 $2^{SMOD} * f_{CKMPU} / (384 * (256-TH1))$ $2^{SMOD} * f_{CKMPU} / (64 * (2^{10}-SOREL))$

 JART 1
 N/A
 $f_{CKMPU} / (32 * (2^{10}-SIREL))$

Table 11: Baud Rate Generation

SOREL and *SIREL* are 10-bit values derived by combining bits from the respective timer reload registers. *SMOD* is the *SMOD* bit in the SFR *PCON*. *TH1* is the high byte of timer 1.

Table 12: UART Modes

	UART 0	UART 1
Mode 0	N/A	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator).
Mode 1	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator or timer 1).	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator).
Mode 2	Start bit, 8 data bits, parity, stop bit, fixed baud rate 1/32 or 1/64 of f _{CKMPU} .	N/A
Mode 3	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator or timer 1).	N/A



Parity of serial data is available through the P flag of the accumulator. Seven-bit serial modes with parity, such as those used by the FLAG protocol, can be simulated by setting and reading bit 7 of 8-bit output data. Seven-bit serial modes without parity can be simulated by setting bit 7 to a constant 1. 8-bit serial modes with parity can be simulated by setting and reading the 9th bit, using the control bits TB80 (SOCON[3]) and TB81 (S1CON[3]) in the SOCON and S1CON SFRs for transmit and RB81 (S1CON[2]) for receive operations. SM20 (S0CON[5]) and SM21 (S1CON[5]) can be used as

handshake signals for inter-processor communication in multi-processor systems.

Serial Interface 0 Control Register (S0CON)

The function of the UART0 depends on the setting of the Serial Port Control Register SOCON.

Table 13: The SOCON Register

MSB LSB SM0SM1 SM20 REN0 TB80 RB80 TI0 RI0

Bit	Symbol	Function				
SOCON[7]	SM0 These two bits set the UART0 mode:					
		Mode	Description	SM0	SM1	
		0	N/A	0	0	
S0CON[6]	SM1	1	8-bit UART	0	1	
		2	9-bit UART	1	0	
		3	9-bit UART	1	1	
SOCON[5]	SM20	Enables the	inter-processor co	ommunicati	on feature.	
SOCON[4]	REN0	If set, enable	es serial reception	. Cleared b	y software to	disable reception.
SOCON[3]	TB80		on the function it p			cleared by the MPU, ultiprocessor
SOCON[2]	RB80		and 3, it is the 9 th stop bit. In mode			
S0CON[1]	TIO		errupt flag, set by ared by software.	hardware a	fter completio	n of a serial transfer.
SOCON[0]	RIO		errupt flag, set by hared by software.	nardware aft	er completion	n of a serial reception.

Serial Interface 1 Control Register (S1CON)

The function of the serial port depends on the setting of the Serial Port Control Register SICON.

Table 14: The S1CON Register

 MSB
 LSB

 SM
 SM21
 REN1
 TB81
 RB81
 TI1
 RI1

Bit	Symbol	Function	1						
S1CON[7]	SM	Sets the	Sets the baud rate for UART1						
		SM	Mode	Description	Baud Rate				
		0	Α	9-bit UART	variable				
		1	В	8-bit UART	variable				
S1CON[5]	SM21	Enables 1	Enables the inter-processor communication feature.						
S1CON[4]	REN1	If set, ena	If set, enables serial reception. Cleared by software to disable reception.						
S1CON[3]	TB81	The 9 th transmitted data bit in Mode A. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.).							
S1CON[2]	RB81			is the 9 th data bit Must be cleared		de B, if <i>SM21</i> is 0,			
S1CON[1]	TII		interrupt fla	•	e after completior	n of a serial transfer.			
S1CON[0]	RI1		nterrupt flag cleared by s		after completion	of a serial reception.			

1.4.7 Timers and Counters

The 80515 has two 16-bit timer/counter registers: Timer 0 and Timer 1. These registers can be configured for counter or timer operations.

In timer mode, the register is incremented every machine cycle, meaning that it counts up after every 12 periods of the MPU clock signal.

In counter mode, the register is incremented when the falling edge is observed at the corresponding input signal T0 or T1 (T0 and T1 are the timer gating inputs derived from certain DIO pins, see the DIO Ports section). Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle.

The timers/counters are controlled by the TCON Register

Timer/Counter Control Register (TCON)

Table 15: The TCON Register

MSB								LSB	,
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	

Bit	Symbol	Function
TCON[7]	TF1	The Timer 1 overflow flag is set by hardware when Timer 1 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed.
TCON[6]	TR1	Timer 1 Run control bit. If cleared, Timer 1 stops.
TCON[5]	TF0	Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed.
TCON[4]	TR0	Timer 0 Run control bit. If cleared, Timer 0 stops.
TCON[3]	IE1	Interrupt 1 edge flag is set by hardware when the falling edge on external pin int1 is observed. Cleared when an interrupt is processed.
TCON[2]	IT1	Interrupt 1 type control bit. Selects either the falling edge or low level on input pin to cause an interrupt.
TCON[1]	IE0	Interrupt 0 edge flag is set by hardware when the falling edge on external pin int0 is observed. Cleared when an interrupt is processed.
TCON[0]	IT0	Interrupt 0 type control bit. Selects either the falling edge or low level on input pin to cause interrupt.

Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function Registers (*TMOD* and *TCON*) are used to select the appropriate mode.

Timer/Counter Mode Control Register (TMOD)

Bits TR1 (TCON[6]) and TR0 (TCON[4]) in the TCON register (see Table 15) start their associated timers when set.

Table 16: The TMOD Register

MSB						LSB		
GATE	C/T	M1	МО	GATE	C/T	M1	МО	
		4				•		

Timer 1 Timer 0

Bit	Symbol	Function				
TMOD[7] TMOD[3]	Gate	If set, enables external gate control (pin int0 or int1 for Counter 0 or 1, respectively). When int0 or int1 is high, and TRX bit is set (see <i>TCON</i> register), a counter is incremented every falling edge on t0 or t1 input pin				
TMOD[6] TMOD[2] C/T		Selects Timer or Counter operation. When set to 1, a Counter operation is performed. When cleared to 0, the corresponding register will function as a Timer.				
TMOD[5] M1		Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in <i>TMOD</i> description.				
TMOD[4] TMOD[0] M0		Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in <i>TMOD</i> description.				

Table 17: Timers/Counters Mode Description

M1	M0	Mode	Function		
0	0	Mode 0	13-bit Counter/Timer with 5 lower bits in the $TL0$ or $TL1$ register and the remaining 8 bits in the $TH0$ or $TH1$ register (for Timer 0 and Timer 1, respectively). The 3 high order bits of $TL0$ and $TL1$ are held at zero.		
0	1	Mode 1	16-bit Counter/Timer.		
1	0	Mode 2	8-bit auto-reload Counter/Timer. The reload value is kept in $TH0$ or $TH1$, while $TL0$ or $TL1$ is incremented every machine cycle. When $TL(x)$ overflows, a value from $TH(x)$ is copied to $TL(x)$.		
1	1	Mode 3	If Timer 1 <i>M1</i> and <i>M0</i> bits are set to 1, Timer 1 stops. If Timer 0 <i>M1</i> and <i>M0</i> bits are set to 1, Timer 0 acts as two independent 8-bit Timer/Counters.		



Note: In Mode 3, TL0 is affected by TR0 and gate control bits, and sets the TF0 flag on overflow, while TH0 is affected by the TR1 bit, and the TF1 flag is set on overflow.

Table 18 specifies the combinations of operation modes allowed for timer 0 and timer 1.

Table 18: Timer Modes

	Timer 1				
	Mode 0	Mode 1	Mode 2		
Timer 0 - mode 0	YES	YES	YES		
Timer 0 - mode 1	YES	YES	YES		
Timer 0 - mode 2	Not allowed	Not allowed	YES		

Timer/Counter Mode Control Register (PCON)

The SMOD bit in the PCON register doubles the baud rate when set.

Table 19: The *PCON* Register

MSB							LSB	
SMOD	_	_	_	_	_	_	_	

Bit	Symbol	Function	
PCON[7]	SMOD	Baud rate control.	

1.4.8 WD Timer (Software Watchdog Timer)

The software watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles. After a reset, the watchdog timer is disabled and all registers are set to zero. The watchdog consists of a 16-bit counter (WDT), a reload register (WDTREL), prescalers (by 2 and by 16), and control logic. Once the watchdog is started, it cannot be stopped unless the internal reset signal becomes active.



Note: It is recommended to use the hardware watchdog timer instead of the software watchdog timer.

WD Timer Start Procedure: The WDT is started by setting the *SWDT* flag. When the WDT register enters the state 0x7CFF, an asynchronous WDTS signal will become active. The signal WDTS sets bit 6 in the *IP0* register and requests a reset state. WDTS is cleared either by the reset signal or by changing the state of the WDT timer.

Refreshing the WD Timer: The watchdog timer must be refreshed regularly to prevent the reset request signal from becoming active. This requirement imposes an obligation on the programmer to issue two instructions. The first instruction sets WDT and the second instruction sets SWDT. The maximum delay allowed between setting WDT and SWDT is 12 clock cycles. If this period has expired and SWDT has not been set, the WDT is automatically reset, otherwise the watchdog timer is reloaded with the content of the WDTREL register and the WDT is automatically reset. Since the WDT requires exact timing, firmware needs to be designed with special care in order to avoid unwanted WDT resets. Teridian strongly discourages the use of the software WDT.

Special Function Registers for the WD Timer Interrupt Enable 0 Register (*IEN0*)

Table 20: The $IEN\theta$ Register

MSB LSB

EAL WDT ET2 ES0 ET1 EX1 ET0 EX0

Bit	Symbol	Function
IEN0[6]	WDT	Watchdog timer refresh flag.
		Set to initiate a refresh of the watchdog timer. Must be set directly before $SWDT$ is set to prevent an unintentional refresh of the watchdog timer. WDT is reset by hardware 12 clock cycles after it has been set.



Note: The remaining bits in the *IEN0* register are not used for watchdog control.

Interrupt Enable 1 Register (IEN1)

Table 21: The IEN1 Register

 MSB
 LSB

 EXEN2
 SWDT
 EX6
 EX5
 EX4
 EX3
 EX2
 —

Bit	Symbol	Function
IEN1[6]	SWDT	Watchdog timer start/refresh flag.
		Set to activate/refresh the watchdog timer. When directly set after setting WDT , a watchdog timer refresh is performed. Bit $SWDT$ is reset by the hardware 12 clock cycles after it has been set.



Note: The remaining bits in the *IEN1* register are not used for watchdog control.

Interrupt Priority 0 Register (IPO)

Table 22: The $IP\theta$ Register

MSB LSB - *WDTS IP0.5 IP0.4 IP0.3 IP0.2 IP0.1 IP0.0*

Bit	Symbol	Function
IP0[6]	WDTS	Watchdog timer status flag. Set when the watchdog timer was started. Can be read by software.



Note: The remaining bits in the IPO register are not used for watchdog control.

Watchdog Timer Reload Register (WDTREL)

Table 23: The WDTREL Register

MSB							LSB	
7	6	5	4	3	2	1	0	ĺ

Bit	Symbol	Function
WDTREL[7]	7	Prescaler select bit. When set, the watchdog is clocked through an additional divide-by-16 prescaler.
WDTREL[6] to WDTREL[0]	6-0	Seven bit reload value for the high-byte of the watchdog timer. This value is loaded to the WDT when a refresh is triggered by a consecutive setting of bits <i>WDT</i> and <i>SWDT</i> .

The WDTREL register can be loaded and read at any time.

1.4.9 Interrupts

The 80515 provides 11 interrupt sources with four priority levels. Each source has its own request flag(s) located in a special function register (*TCON*, *IRCON*, and *SCON*). Each interrupt requested by the corresponding flag can be individually enabled or disabled by the enable bits in SFRs *IENO*, *IEN1*, and *IEN2*.



External interrupts are the interrupts external to the 80515 core, i.e. signals that originate in other parts of the 78M6612, for example the CE, DIO, RTC EEPROM interface.

1.4.9.1 Interrupt Overview

When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 37. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from the RETI instruction. When a RETI is performed, the MPU will return to the instruction that would have been next when the interrupt occurred.

When the interrupt condition occurs, the MPU will also indicate this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then the interrupt request flag is set.

On the next instruction cycle, the interrupt will be acknowledged by hardware forcing an LCALL to the appropriate vector address, if the following conditions are met:

- No interrupt of equal or higher priority is already in progress.
- An instruction is currently being executed and is not completed.
- The instruction in progress is not RETI or any write access to the registers IEN0, IEN1, IEN2, IPO or IP1.

Special Function Registers for Interrupts

The following SFR registers control the interrupt functions:

- The interrupt enable Registers: IEN0, IEN1 and IEN2 (see Table 24, Table 25 and Table 26).
- The Timer/Counter control registers: The Timer/Counter control registers: *TCON* and *T2CON* (see Table 27 and Table 28).
- The interrupt request register: IRCON (see Table 29).
- The interrupt priority registers: IP0 and IP1 (see Table 33 and Table 34).

Interrupt Enable 0 Register (IEN0)

Table 24: The IENO Register

MSB							LSB
EAL	WDT	_	ESO	ET1	EX1	ET0	EX0

Bit	Symbol	Function		
IEN0[7]	EAL	EAL=0 – disable all interrupts.		
IEN0[6]	WDT	Not used for interrupt control.		
IEN0[5]	_			
IEN0[4]	ES0	ESO=0 – disable serial channel 0 interrupt.		
IEN0[3]	ET1	ETI=0 – disable timer 1 overflow interrupt.		
IEN0[2]	EX1	EXI=0 – disable external interrupt 1.		
IEN0[1]	ET0	ET0=0 – disable timer 0 overflow interrupt.		
IEN0[0]	EX0	EX0=0 – disable external interrupt 0.		

Interrupt Enable 1 Register (IEN1)

Table 25: The IEN1 Register

 MSB
 LSB

 SWDT
 EX6
 EX5
 EX4
 EX3
 EX2

Bit	Symbol	Function
IEN1[7]	_	
IEN1[6]	SWDT	Not used for interrupt control.
IEN1[5]	EX6	EX6=0 – disable external interrupt 6.
IEN1[4]	EX5	EX5=0 – disable external interrupt 5.
IEN1[3]	EX4	EX4=0 – disable external interrupt 4.
IEN1[2]	EX3	EX3=0 – disable external interrupt 3.
IEN1[1]	EX2	EX2=0 – disable external interrupt 2.
IEN1[0]	-	

Interrupt Enable 2 Register (IEN2)

Table 26: The IEN2 Register

ľ	MSB							LSB
	_	_	_	_	_	_	_	ES1

Bit	Symbol	Function
IEN2[0]	ES1	ESI=0 - disable serial channel 1 interrupt.

Timer/Counter Control Register (TCON)

Table 27: The TCON Register

MSB							LSB	
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Bit	Symbol	Function	
TCON[7]	TF1	Timer 1 overflow flag.	
TCON[6]	TR1	Not used for interrupt control.	
TCON[5]	TF0	Timer 0 overflow flag.	
TCON[4]	TR0	lot used for interrupt control.	
TCON[3]	IE1	xternal interrupt 1 flag.	
TCON[2]	IT1	external interrupt 1 type control bit.	
TCON[1]	IE0	External interrupt 0 flag.	
TCON[0]	IT0	External interrupt 0 type control bit.	

Timer2/Counter2 Control Register (T2CON)

Table 28: The T2CON Bit Functions

Bit	Symbol	Function			
T2CON[7]	_	Not used.			
T2CON[6]	I3FR	Polarity control for INT3: 0 – falling edge, 1 – rising edge.			
T2CON[5]	I2FR	Polarity control for INT3: 0 – falling edge, 1 – rising edge.			
TCON[4]	_	Not used.			
T2CON[0]					

Interrupt Request Register (IRCON)

Table 29: The IRCON Register

MSB							LSB
_	_	EX6	IEX5	IEX4	IEX3	IEX2	_

Bit	Symbol	Function
IRCON[7]	_	
IRCON[6]	_	
IRCON[5]	IEX6	External interrupt 6 edge flag.
IRCON[4]	IEX5	External interrupt 5 edge flag.
IRCON[3]	IEX4	External interrupt 4 edge flag.
IRCON[2]	IEX3	External interrupt 3 edge flag.
IRCON[1]	IEX2	External interrupt 2 edge flag.
IRCON[0]	_	



Only TF0 and TF1 (timer 0 and timer 1 overflow flag) will be automatically cleared by hardware when the service routine is called (Signals T0ACK and T1ACK – port ISR – active high when the service routine is called).

1.4.9.2 External Interrupts

The 78M6612 MPU allows seven external interrupts. These are connected as shown in Table 30. The direction of interrupts 2 and 3 is programmable in the MPU. Interrupts 2 and 3 should be programmed for falling sensitivity. The generic 8051 MPU literature states that interrupt 4 through 6 are defined as rising edge sensitive. Thus, the hardware signals attached to interrupts 5 and 6 are inverted to achieve the edge polarity shown in Table 30.

External Flag Connection **Polarity** Interrupt Reset 0 Digital I/O High Priority see DIO_Rx automatic 1 Digital I/O Low Priority see DIO Rx automatic 2 FWCOL0, FWCOL1 falling automatic 3 CE BUSY falling automatic 4 PLL OK (rising), PLL OK (falling) rising automatic 5 **EEPROM** busy falling automatic 6 XFER BUSY OR RTC 1SEC falling manual

Table 30: External MPU Interrupts

FWCOLx interrupts occur when the CE collides with a Flash write attempt. See the Flash write description in Section 1.5.5 for more detail.

SFR (special function register) enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit, which is set by the interrupt hardware, and reset by the MPU interrupt handler. Note that XFER_BUSY, RTC_1SEC, FWCOL0, FWCOL1, PLLRISE, PLLFALL, have their own enable and flag bits in addition to the interrupt 6, 4, and 2 enable and flag bits.

IE0 through IEX6 are cleared automatically when the hardware vectors to the interrupt handler. The other flags, IE XFER through IE WAKE, are cleared by writing a zero to them. Since these bits are in a bit-addressable SFR byte, common practice would be to clear them with a bit operation. This is to be avoided. The hardware implements bit operations as a byte wide read-modify-write hardware macro. If an interrupt occurs after the read, but before the write, its flag will be cleared unintentionally. The proper way to clear the flag bits is to write a byte mask consisting of all ones except for a zero in the location of the bit to be cleared. The flag bits are configured in hardware to ignore ones written to them.

Interrupt	Interrupt Enable		pt Flag	Interrupt Description
Name	Location	Name	Location	interrupt bescription
EX0	SFR A8[[0]	IE0	SFR 88[1]	External interrupt 0
EX1	SFR A8[2]	IE1	SFR 88[3]	External interrupt 1
EX2	SFR B8[1]	IEX2	SFR C0[1]	External interrupt 2
EX3	SFR B8[2]	IEX3	SFR C0[2]	External interrupt 3
EX4	SFR B8[3]	IEX4	SFR C0[3]	External interrupt 4
EX5	SFR B8[4]	IEX5	SFR C0[4]	External interrupt 5
EX6	SFR B8[5]	IEX6	SFR C0[5]	External interrupt 6
EX_XFER	2002[0]	IE_XFER	SFR E8[0]	XFER_BUSY interrupt (int 6)
EX_RTC	2002[1]	IE_RTC	SFR E8[1]	RTC_1SEC interrupt (int 6)
EV EWCOL	0007[4]	IE_FWCOL0	SFR E8[3]	FWCOL0 interrupt (int 2)
EX_FWCOL	2007[4]	IE_FWCOL1	SFR E8[2]	FWCOL1 interrupt (int 2)
EX_PLL	2007[5]	IE_PLLRISE	SFRE8[6]	PLL_OK rise interrupt (int 4)
EA_PLL	2007[5]	IE_PLLFALL	SFRE8[7]	PLL_OK fall interrupt (int 4)
		IE_WAKE	SFRE8[5]	AUTOWAKE flag

Table 31: Interrupt Enable and Flag Bits

The AUTOWAKE flag bit is shown in Table 31 because it behaves similarly to interrupt flags, even though it is not actually related to an interrupt. This bit is set by hardware when the MPU wakes from a rising edge on wake timer timeout. The bit is reset by writing a zero.

Each interrupt has its own flag bit, which is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER BUSY and RTC 1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits (see Table 31), and these interrupts must be cleared by the MPU software.



to achieve the edge polarity shown in Table 31.

When servicing the XFER BUSY and RTC 1SEC interrupts, special care must be taken to avoid lock-up conditions: If, for example, the XFER BUSY interrupt is serviced, control must not return to the main program without checking the RTC_ISEC flag. If this rule is ignored, a RTC 1SEC interrupt appearing during the XFER BUSY service routine will disable the processing of any XFER BUSY or RTC 1SEC interrupt, since both interrupts are edge-triggered.

The external interrupts are connected as shown in Table 31. The polarity of interrupts 2 and 3 is programmable in the MPU via the I3FR and I2FR bits in T2CON. Interrupts 2 and 3 should be programmed for falling sensitivity. The generic 8051 MPU literature states that interrupts 4 through 6 are defined as rising edge sensitive. Thus, the hardware signals attached to interrupts 5 and 6 are inverted

SFR (special function register) enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). *XFER_BUSY* and *RTC_ISEC*, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits, and these interrupts must be cleared by the MPU software.

1.4.9.3 Interrupt Priority Level Structure

All interrupt sources are combined in groups, as shown in Table 32.

Group 0 External interrupt 0 Serial channel 1 interrupt 1 Timer 0 interrupt External interrupt 2 2 External interrupt 1 _ External interrupt 3 3 Timer 1 interrupt External interrupt 4 4 Serial channel 0 interrupt _ External interrupt 5 5 External interrupt 6

Table 32: Priority Level Groups

Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register *IPO* and one in *IP1*. If requests of the same priority level are received simultaneously, an internal polling sequence as per Table 36 determines which request is serviced first.

Figure 6 gives an overview of the interrupt structure.

IEN enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER_BUSY and RTC_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits and these interrupts must be cleared by the MPU software.

Interrupt Priority 0 Register (IP0)

Table 33: The IP0 Register

MSB LSB

- WDTS IP0[5] IP0[4] IP0[3] IP0[2] IP0[1] IP0[0]

Note: WDTS is not used for interrupt controls.

Interrupt Priority 1 Register (IP1)

Table 34: The IP1 Register

MSB LSB

- | IP1[5] | IP1[4] | IP1[3] | IP1[2] | IP1[1] | IP1[0]

Table 35: Priority Levels

<i>IP1[x]</i>	IP0[x]	Priority Level
0	0	Level0 (lowest)
0	1	Level1
1	0	Level2
1	1	Level3 (highest)

Table 36: Interrupt Polling Sequence

External interrupt 0				
Serial channel 1 interrupt				
Timer 0 interrupt				
External interrupt 2				
External interrupt 1				
External interrupt 3				
Timer 1 interrupt				
External interrupt 4				
Serial channel 0 interrupt				
External interrupt 5				
External interrupt 6				
·				

1.4.9.4 Interrupt Sources and Vectors

Table 37 shows the interrupts with their associated flags and vector addresses.

Table 37: Interrupt Vectors

Interrupt Request Flag	Description	Interrupt Vector Address
IEO	External interrupt 0	0x0003
TF0	Timer 0 interrupt	0x000B
IE1	External interrupt 1	0x0013
TF1	Timer 1 interrupt	0x001B
RIO/TIO	Serial channel 0 interrupt	0x0023
RI1/TI1	Serial channel 1 interrupt	0x0083
IEX2	External interrupt 2	0x004B
IEX3	External interrupt 3	0x0053
IEX4	External interrupt 4	0x005B
IEX5	External interrupt 5	0x0063
IEX6	External interrupt 6	0x006B




Figure 6: Interrupt Structure

1.5 On-Chip Resources

1.5.1 Oscillator

The 78M6612 oscillator drives a standard 32.768 kHz watch crystal. These crystals are accurate and do not require a high-current oscillator circuit. The 78M6612 oscillator has been designed specifically to handle these crystals and is compatible with their high impedance and limited power handling capability.

1.5.2 PLL and Internal Clocks

Timing for the device is derived from the 32.768 kHz oscillator output. On-chip timing functions include the MPU master clock, a real time clock (RTC), and the delta-sigma sample clock. In addition, the MPU has two general counter/timers.

The ADC master clock, CKADC, is generated by an on-chip PLL. It multiplies the oscillator output frequency (CK32) by 150.

The CE clock frequency is always CK32 * 150, or 4.9152 MHz, where CK32 is the 32 kHz clock. The MPU clock frequency is determined by MPU_DIV and can be 4.9152 MHz *2 $^{-MPU_DIV}$ Hz where MPU_DIV varies from 0 to 7 (MPU_DIV is 0 on power-up). This makes the MPU clock scalable from 4.9152 MHz down to 38.4 kHz. The circuit also generates a 2x MPU clock for use by the emulator. This 2x MPU clock is not generated when ECK_DIS is asserted by the MPU.

The setting of *MPU_DIV* is maintained when the device transitions to BROWNOUT mode, but the time base in BROWNOUT mode is 28.672 Hz.

1.5.3 Real-Time Clock (RTC)

The RTC is driven directly by the crystal oscillator. It is powered by the either a battery or super capacitor that is connected to the VBAT pin. If the battery or super capacitor is not used, then the VBAT pin must be directly connected to the V3P3SYS pin. The RTC consists of a counter chain and output registers. The counter chain consists of seconds, minutes, hours, day of week, day of month, month, and year. The RTC is capable of processing leap years. Each counter has its own output register. Whenever the MPU reads the seconds register, all other output registers are automatically updated. Since the RTC clock is not coherent to the MPU clock, the MPU must read the seconds register until two consecutive reads are the same (requires either 2 or 3 reads). At this point, all RTC output registers will have the correct time. Regardless of the MPU clock speed, RTC reads require one wait state.

RTC time is set by writing to the RTC registers in I/O RAM. Each byte written to RTC must be delayed at least 3 RTC cycles from any previous byte written to RTC. Hardware RTC write protection requires that a write to address 0x201F occur before each RTC write. Writing to address 0x201F opens a hardware 'enable gate' that remains open until an RTC write occurs and then closes. It is not necessary to disable interrupts between the write operation to 0x201F and the RTC write because the 'enable gate' will remain open until the RTC write finally occurs.

Two time correction bits, RTC_DEC_SEC and RTC_INC_SEC are provided to adjust the RTC time. A pulse on one of these bits causes the time to be decremented or incremented by an additional second at the next update of the RTC_SEC register. Thus, if the crystal temperature coefficient is known, the MPU firmware can integrate temperature and correct the RTC time as necessary.

1.5.4 Temperature Sensor

The device includes an on-chip temperature sensor for determining the temperature of the bandgap reference. The MPU may request an alternate multiplexer frame containing the temperature sensor output by asserting MUX_ALT . The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see Section 3.3 Temperature Compensation).

1.5.5 Physical Memory

Flash Memory: The 78M6612 includes 32 KB of on-chip Flash memory. The Flash memory primarily contains MPU and CE program code. It also contains images of the CE DRAM, MPU RAM, and I/O RAM. On power-up, before enabling the CE, the MPU copies these images to their respective locations.

Allocated Flash space for the CE program cannot exceed 1024 words (2 KB). The CE program must begin on a 1 KB boundary of the Flash address. The *CE_LCTN[4:0]* word defines which 1 KB boundary contains the CE code. Thus, the first CE instruction is located at 1024**CE_LCTN[4:0]*. *CE_LCTN* must be defined before the CE is enabled.

The Flash memory is segmented into 512 byte individually erasable pages.

The CE engine cannot access its program memory when Flash write occurs. Thus, the Flash write procedure is to begin a sequence of Flash writes when CE_BUSY falls (CE_BUSY interrupt) and to make sure there is sufficient time to complete the sequence before CE_BUSY rises again. The actual time for the Flash write operation will depend on the exact number of cycles required by the CE program. Typically (CE program is 512 instructions, mux frame is 13 CK32 cycles), there will be 200 μ s of Flash write time, enough for 4 bytes of Flash write. If the CE code is shorter, there will be even more time.

Two interrupts warn of collisions between the MPU firmware and the CE timing. If a Flash write is attempted while the CE is busy, the Flash write will not execute and the FW_COL0 interrupt will be issued. If a Flash write is still in progress when the CE would otherwise begin a code pass, the code pass is skipped, the write is completed, and the FW_COL1 interrupt is issued.

The bit *FLASH66Z* (see Table 50) defines the speed for accessing Flash memory. To minimize supply current draw, this bit should be set to 1.

Flash erasure is initiated by writing a specific data pattern to specific SFR registers in the proper sequence. These special pattern/sequence requirements prevent inadvertent erasure of the Flash memory.

The mass erase sequence is:

- 1. Write 1 to the FLSH MEEN bit (SFR address 0xB2[1].
- 2. Write pattern 0xAA to FLSH_ERASE (SFR address 0x94).



The mass erase cycle can only be initiated when the ICE port is enabled.

The page erase sequence is:

- 1. Write the page address to FLSH PGADR (SFR address 0xB7[7:1].
- 2. Write pattern 0x55 to FLSH ERASE (SFR address 0x94).

The MPU may write to the Flash memory. This is one of the non-volatile storage options available to the user in addition to external EEPROM.

FLSH_PWE (Flash program write enable) differentiates 80515 data store instructions (MOVX@DPTR,A) between Flash and XRAM writes.

Updating individual bytes in Flash memory:

The original state of a Flash byte is 0xFF (all ones). Once, a value other than 0xFF is written to a Flash memory cell, overwriting with a different value usually requires that the cell is erased first. Since cells cannot be erased individually, the page has to be copied to RAM, followed by a page erase. After this, the page can be updated in RAM and then written back to the Flash memory.

MPU RAM: The 78M6612 includes 2k-bytes of static RAM memory on-chip (XRAM) plus 256-bytes of internal RAM in the MPU core. The 2K-bytes of static RAM are used for data storage during normal MPU operations.

CE DRAM: The CE DRAM is the working data memory of the CE (128 32-bit words). The MPU can read and write the CE DRAM as the primary means of data communication between the two processors.

1.5.6 Optical Interface

The device includes an interface to implement an IR/optical port. The pin TX1 is designed to directly drive an external LED for transmitting data on an optical link. The pin RX1 is designed to sense the input from an external photo detector used as the receiver for the optical link. These two pins are connected to a dedicated UART port (UART1).

The TX1 and RX1 pins can be inverted with configuration bits *TX1INV* and *RX1INV*, respectively. Additionally, the TX1 output may be modulated at 38 kHz. Modulation is available when system power is present (i.e. not in BROWNOUT mode). The *TX1MOD* bit enables modulation. Duty cycle is controlled by *OPT_FDC[1:0]*, which can select 50%, 25%, 12.5%, and 6.25% duty cycle. 6.25% duty cycle means TX1 is low for 6.25% of the period. Figure 7 illustrates the TX1 generator.




Figure 7: Optical Interface

When not needed for the optical UART, the TX1 pin can alternatively be configured as DIO2, WPULSE, or VARPULSE. The configuration bits are *TX1E*[1:0]. Likewise, RX1 can alternately be configured as DIO_1. Its control is *RX1DIS*.

1.5.7 Digital I/O

The device includes up to 18 pins (QFN 68 package) or 16 pins (LQFP 64 package) of general purpose digital I/O. These pins are compatible with 5V inputs (no current-limiting resistors are needed). Some of them are dedicated DIO (DIO3), some are dual-function that can alternatively be used as LCD drivers (DIO4-11, 14-17, 19-21) and some share functions with the optical port (DIO1, DIO2). On reset or power-up, all DIO pins are inputs until they are configured for the desired direction under MPU control. The pins are configured by the DIO registers and by the five bits of the *LCD_NUM* register (located in I/O RAM). Once declared as DIO, each pin can be configured independently as an input or output with the *DIO_DIRn* bits. A 3-bit configuration word, *DIO_Rx*, can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control. Table 38 lists the direction registers and configurability associated with each group of DIO pins. Table 39 shows the configuration for a DIO pin through its associated bit in its *DIO_DIR* register.

Tables showing the relationship between *LCD_NUM* and the available segment/DIO pins can be found in the Applications section and in Section 4.3 I/O Description under *LCD_NUM*[4:0].

DIO	x	1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5
Pin no. (64 LQFP)	_	5 7	3	_	3	3 7	3	3	4 0	4	4 2	4 3	_	_	2	2
Pin no. (68 QFN)	_	6 0	3	5	3 9	4 0	4 1	4 2	4 3	4	4 5	4 6	_	_	2	2 2
Data Danistan	_	1	2	3	4	5	6	7	0	1	2	3	_	_	6	7
Data Register				_	-					j	DIO1:	=P1 (SFR	0x90)	
Discretion Decistor	_	1	2	3	4	5	6	7	0	1	2	3	_	_	6	7
Direction Register				_	_					I	DIO_L	OIR1 ((SFR	0x91)	
Internal Resources Configurable	_	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	_	_	_	_

Table 38: Data/Direction Registers and Internal Resources for DIO Pin Groups

DIO	16	1 7	1 8	1 9	2 0	2	2 2	2 3	
Pin no. (64 LQFP)	22	1 2	_	2	4 4	_	_	_	
Pin no. (68 QFN)	23	1 3	_	2 4	4 7	6 8			
Data Dagistar	0	1	_	3	4	5	_	_	
Data Register	DIO2=P2 (SFR 0xA0)								
Direction Designation	0	1	_	3	4	5	_	_	
Direction Register		DIO_DIR2 (SFR 0xA1)							
Internal Resources Configurable	N	N	_	N	N	N	_	1	

Table 39: DIO_DIR Control Bit

	DIO_DI	IR [n]
	0	1
DIO Pin n Function	Input	Output

Additionally, if DIO6 and DIO7 are declared outputs, they can be configured as dedicated pulse outputs (WPULSE = DIO6, VARPULSE = DIO7) using *DIO_PW* and *DIO_PV* registers. In this case, DIO6 and DIO7 are under CE control. DIO4 and DIO5 can be configured to implement the EEPROM Interface.

If the optical UART is not used, TX1 and RX1 can be configured as dedicated DIO pins (DIO1, DIO2, see Section 1.5.6 Optical Interface).

A 3-bit configuration word, I/O RAM register, DIO_Rx (0x2009[2:0] through 0x200E[6:4]) can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control (see Table 38 for DIO pins available for this option). This way, DIO pins can be tracked even if they are configured as outputs.



Tracking DIO pins configured as outputs is useful for pulse counting without external hardware.



When driving LEDs, relay coils etc., the DIO pins should <u>sink</u> the current into ground (as shown in <u>Figure 8</u>, right), <u>not</u> source it from V3P3D (as shown in <u>Figure 8</u>, left). This is due to the resistance of the internal switch that connects V3P3D to either V3P3SYS or



When configured as inputs, the dual-function (DIO/SEG) pins should not be pulled above V3P3SYS in MISSION and above VBAT in LCD and BROWNOUT modes. Doing so will distort the LCD waveforms of the other pins. This limitation applies to any pin that can be configured as a LCD driver.

The control resources selectable for the DIO pins are listed in Table 40. If more than one input is connected to the same resource, the resources are combined using a logical OR.




Figure 8: Connecting an External Load to DIO Pins

Table 40: Selectable Controls using the DIO_DIR Bits

DIO_R Value	Resource Selected for DIO Pin
0	NONE
1	Reserved
2	T0 (counter0 clock)
3	T1 (counter1 clock)
4	High priority I/O interrupt (INT0 rising)
5	Low priority I/O interrupt (INT1 rising)
6	High priority I/O interrupt (INT0 falling)
7	Low priority I/O interrupt (INT1 falling)

1.5.8 LCD Drivers

The device in the 68-pin QFN package contains 20 dedicated LCD segment drivers in addition to the 18 multi-use pins described above. Thus, the device is capable of driving between 80 to 152 pixels of LCD display with 25% duty cycle (or 60 to 114 pixels with 33% duty cycle). At eight pixels per digit, this corresponds to 10 to 19 digits.

The device in the 64-pin LQFP package contains 18 dedicated LCD segment drivers in addition to the 17 multi-use pins described above. Thus, the device is capable of driving between 72 to 140 pixels of LCD display with 25% duty cycle (or 60 to 105 pixels with 33% duty cycle). At eight pixels per digit, this corresponds to 9 to 17 digits.

The LCD drivers are grouped into four commons and up to 38 segment drivers (68-pin package), or 4 commons and 35 segment drivers (64-pin package). The LCD interface is flexible and can drive either digit segments or enunciator symbols.

Segment drivers SEG18 and SEG19 can be configured to blink at either 0.5 Hz or 1 Hz. The blink rate is controlled by *LCD_Y*. There can be up to four pixels/segments connected to each of these drivers. *LCD_BLKMAP18*[3:0] and *LCD_BLKMAP19*[3:0] identify which pixels, if any, are to blink.



LCD interface memory is powered by the non-volatile supply. The bits of the LCD memory are preserved in LCD and SLEEP modes, even if their pin is not configured as SEG. In this case, they can be useful as general- purpose non-volatile storage.

1.5.9 Battery Monitor

The battery voltage is measured by the ADC during alternative MUX frames if the BME (Battery Measure Enable) bit is set. While BME is set, an on-chip 45 k Ω load resistor is applied to the battery and a scaled fraction of the battery voltage is applied to the ADC input. After each alternative MUX frame, the result of the ADC conversion is available at CE DRAM address 0x07. BME is ignored and assumed zero when system power is not available. See Section 5.4.4 Battery Monitor for details regarding the ADC LSB size and the conversion accuracy.

1.5.10 EEPROM Interface

The 78M6612 provides hardware support for a two-pin or a three-pin EEPROM interface. The EEPROM interface uses the *EECTRL* and *EEDATA* registers for communication.

1.5.10.1 Two-Pin EEPROM Interface

The dedicated 2-pin serial interface communicates with external EEPROM devices. The interface is multiplexed onto pins DIO4 (SCK) and DIO5 (SDA) controlled by the I/O RAM bits $DIO_EEX[1:0]$ (see the I/O RAM Table). Set $DIO_EEX[1:0] = 01$ to select the two-wire EEPROM interface. The MPU communicates with the interface through two SFR registers: EEDATA and EECTRL. If the MPU wishes to write a byte of data to EEPROM, it places the data in EEDATA and then writes the 'Transmit' command (CMD = 0011) to EECTRL. This initiates the transmit operation. The transmit operation is finished when the BUSY bit falls. Interrupt INT5 is also asserted when BUSY falls. The MPU can then check the RX_ACK bit to see if the EEPROM acknowledged the transmission.

A byte is read by writing the Receive command (*CMD*[3:0] = 0001) to *EECTRL* and waiting for the *BUSY* bit to fall. Upon completion, the received data is in *EEDATA*. The serial transmit and receive clock is 78 kHz during each transmission, and the clock is held in a high state until the next transmission. The bits in *EECTRL* are shown in Table 41.

The EEPROM interface can also be operated by controlling the DIO4 and DIO5 pins directly ("bit-banging"). However, controlling DIO4 and DIO5 directly is discouraged, because it may tie up the MPU to the point where it may become too busy to process interrupts.

Table 41: EECTRL Status Bits

Status Bit	Name	Read / Write	Reset State	Polarity	Description	on					
7	ERROR	R	0	Positive	1 when an	illegal command is received.					
6	BUSY	R	0	Positive	1 when se	rial data bus is busy.					
5	RX_ACK	R	1	Negative	0 indicates	s that the EEPROM sent an ACK bit.					
4	TX_ACK	R	1	Negative	0 indicates the EEPR	s when an ACK bit has been sent to OM.					
					CMD	Operation					
			0	0					0000	No-op. Applying the no-op command will stop the I ² C clock (SCK, DIO4). Failure to issue the no-op command will keep the SCK signal toggling.	
3-0	CMD[3:0]	W			0	0	0	0	Positive, see CMD	0001	Receive a byte from EEPROM and send ACK.
							Table	_	0011	Transmit a byte to EEPROM.	
					0101	Issue a 'STOP' sequence.					
					0110	Receive the last byte from EEPROM, do not send ACK.					
					1001	Issue a 'START' sequence.					
					Others	No Operation, set the <i>ERROR</i> bit.					

1.5.10.2 3-Wire EEPROM Interface

A 500 kHz 3-wire interface, using SDATA, SCK, and a DIO pin for CS is available. The interface is selected with $DIO_EEX[1:0] = 10$. The same 2-wire EECTRL register is used, except the bits are reconfigured, as shown in Table 42. When EECTRL is written, up to 8 bits from EEDATA are either written to the EEPROM or read from the EEPROM, depending on the values of the EECTRL bits.

Control Bit	Name	Read/Write	Description
7	WFR	W	Wait for Ready. If this bit is set, the trailing edge of <i>BUSY</i> will be delayed until a rising edge is seen on the data line. This bit can be used during the last byte of a Write command to cause the INT5 interrupt to occur when the EEPROM has finished its internal write sequence. This bit is ignored if HiZ=0.
6	BUSY	R	Asserted while serial data bus is busy. When the $BUSY$ bit falls, an INT5 interrupt occurs.
5	HiZ	W	Indicates that the SD signal is to be floated to high impedance immediately after the last SCK rising edge.
4	RD	W	Indicates that EEDATA is to be filled with data from EEPROM.
3-0	CNT[3:0]	W	Specifies the number of clocks to be issued. Allowed values are 0 through 8. If RD=1, CNT bits of data will be read MSB first, and right justified into the low order bits of <i>EEDATA</i> . If RD=0, CNT bits will be sent MSB first to EEPROM, shifted out of EEDATA's MSB. If CNT is zero, SDATA will simply obey the <i>HiZ</i> bit.

Table 42: EECTRL Bits for 3-Wire Interface

The timing diagrams in Figure 9 through Figure 13 describe the 3-wire EEPROM interface behavior. All commands begin when the *EECTRL* register is written. Transactions start by first raising the DIO pin that is connected to CS. Multiple 8-bit or less commands such as those shown in Figure 9 through Figure 13 are then sent via *EECTRL* and *EEDATA*. When the transaction is finished, CS must be lowered. At the end of a Read transaction, the EEPROM will be driving SDATA, but will transition to *HiZ* (high impedance) when CS falls. The firmware should then immediately issue a write command with CNT=0 and HiZ=0 to take control of SDATA and force it to a low-Z state.




Figure 9: 3-Wire Interface. Write Command, HiZ=0




Figure 10: 3-Wire Interface. Write Command, HiZ=1




Figure 11: 3-Wire Interface. Read Command




Figure 12: 3-Wire Interface. Write Command when CNT=0





Figure 13: 3-Wire Interface. Write Command when HiZ=1 and WFR=1

1.5.11 Hardware Watchdog Timer



In addition to the basic watchdog timer included in the 80515 MPU, an independent, robust, fixed-duration, watchdog timer (WDT) is included in the device. It uses the RTC crystal oscillator as its time base and must be refreshed by the MPU firmware at least every 1.5 seconds. When not refreshed on time the WDT overflows, and the part is reset as if the RESET pin were pulled high, except that the I/O RAM bits will be in the same state as after a wake-up from SLEEP or LCD modes (see Section 4.3 I/O RAM Description for a list of I/O RAM bit states after RESET and wake-up). 4100 oscillator cycles (or 125 ms) after the WDT overflow, the MPU will be launched from program address 0x0000.

A status bit, WD_OVF , is set when WDT overflow occurs. This bit is powered by the non-volatile supply and can be read by the MPU to determine if the part is initializing after a WDT overflow event or after a power-up. After it is read, MPU firmware must clear WD_OVF . The WD_OVF bit is cleared by the RESET pin.

There is no internal digital state that deactivates the WDT. For debug purposes, however, the WDT can be disabled by tying the V1 pin to V3P3 (see Figure 36). Of course, this also deactivates V1 power fault detection. Since there is no method in firmware to disable the crystal oscillator or the WDT, it is guaranteed that whatever state the part might find itself in, upon WDT overflow, the part will be reset to a known state.

Figure 14: Functions Defined by V1

Asserting ICE_E will also deactivate the WDT. This is the only method that will disable the WDT in BROWNOUT mode.

In normal operation, the WDT is reset by periodically writing a one to the WDT_RST bit. The watchdog timer is also reset when the internal signal WAKE=0 (see Section 2.5 Wake Up Behavior).

1.5.12 Program Security

When enabled, the security feature limits the ICE to global Flash erase operations only. All other ICE operations are blocked. This guarantees the security of the user's MPU and CE program code. Security is enabled by MPU code that is executed in a 32 cycle preboot interval before the primary boot sequence begins. Once security is enabled, the only way to disable it is to perform a global erase of the Flash, followed by a chip reset.

The first 32 cycles of the MPU boot code are called the preboot phase because during this phase the ICE is inhibited. A read-only status bit, *PREBOOT*, identifies these cycles to the MPU. Upon completion of preboot, the ICE can be enabled and is permitted to take control of the MPU.

SECURE, the security enable bit, is reset whenever the chip is reset. Hardware associated with the bit permits only ones to be written to it. Thus, preboot code may set SECURE to enable the security feature but may not reset it. Once SECURE is set, the preboot code is protected and no external read of program code is possible,

Specifically, when SECURE is set:

- The ICE is limited to bulk Flash erase only.
- Page zero of Flash memory, the preferred location for the user's preboot code, may not be page-erased by either MPU or ICE. Page zero may only be erased with global Flash erase.

• Writes to page zero, whether by MPU or ICE are inhibited.



The SECURE bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part via the ICE interface, if no mechanism for actively resetting the part between reset and erase operations is provided.

1.5.13 Test Ports

TMUXOUT Pin: One out of 16 digital or 8 analog signals can be selected to be output on the TMUXOUT pin. The function of the multiplexer is controlled with the I/O RAM register *TMUX* (0x20AA[4:0]), as shown in Table 43.

Table 43: TMUX[4:0] Selections

TMUX[4:0]	Mode	Function		
0	Analog	DGND		
1	Analog	Reserved		
2	Analog	DGND		
3-5	Analog	Reserved		
6	Analog	VBIAS		
7	Analog	Not used		
8-0x0F	_	Reserved		
0x10 - 0x13	_	Not used		
0x14	Digital	RTM (Real time output from CE)		
0x15	Digital	WDTR_EN (Comparator 1 Output AND V1LT3)		
0x16 - 0x17		Not used		
0x18	Digital	RXD (from Optical interface, w/ optional inversion)		
0x19	Digital	MUX_SYNC		
0x1A	Digital	CK_10M (10 MHz clock)		
0x1B	Digital	CK_MPU (MPU clock)		
0x1C	_	Reserved		
0X1D	Digital	RTCLK (output of the oscillator circuit, nominally 32,786 Hz)		
0X1E	Digital	CE_BUSY (busy interrupt generated by CE, 396 μs)		
0X1F	Digital	XFER_BUSY (transfer busy interrupt generated by CE, nominally every 999.7 ms)		

2 Functional Description

2.1 Theory of Operation

The energy delivered by a power source into a load can be expressed as:

$$E = \int_{0}^{t} V(t)I(t)dt$$

Assuming phase angles are constant, the following formulae apply (for narrow band mode):

- P = Real Energy [Wh] = V * A * cos φ* t
- Q = Reactive Energy [VARh] = V * A * sin φ * t
- S = Apparent Energy [VAh] = $\sqrt{P^2 + Q^2}$

For actual measurement equations, refer to the applicable 78M6612 Firmware Description Document.

For a practical measurement, not only voltage and current amplitudes, but also phase angles and harmonic content may change constantly. Thus, simple RMS measurements are inherently inaccurate. A modern solid-state electricity Power and Energy Measurement IC such as the Teridian 78M6612 functions by emulating the integral operation above, i.e. it processes current and voltage samples through an ADC at a constant frequency. As long as the ADC resolution is high enough and the sample frequency is beyond the harmonic range of interest, the current and voltage samples, multiplied with the time period of sampling will yield an accurate quantity for the momentary energy. Summing up the momentary energy quantities over time will result in accumulated energy.




Figure 15: Voltage. Current, Momentary and Accumulated Energy

Figure 15 shows the shapes of V(t), I(t), the momentary power and the accumulated power, resulting from 50 samples of the voltage and current signals over a period of 20 ms. The application of 240 VAC and 100 A results in an accumulation of 480 Ws (= 0.133 Wh) over the 20 ms period, as indicated by the Accumulated Power curve.


The described sampling method works reliably, even in the presence of dynamic phase shift and harmonic distortion.

2.2 System Timing Summary

Figure 16 summarizes the timing relationships between the input MUX states, the CE_BUSY signal, and the two serial output streams. In this example, $MUX_DIV[1:0] = 4$ and $FIR_LEN = 1$ (384). The duration of each MUX frame is $1 + MUX_DIV[1:0] * 2$ if $FIR_LEN = 0$ (288), and $1 + MUX_DIV[1:0] * 3$ if $FIR_LEN = 1$ (384). An ADC conversion will always consume an integer number of CK32 clocks. Followed by the conversions is a single CK32 cycle where the bandgap voltage is allowed to recover from the change in CROSS.

Each CE program pass begins when ADC0 (channel IA) conversion begins. Depending on the length of the CE program, it may continue running until the end of the ADC3 (VB) conversion. CE opcodes are constructed to ensure that all CE code passes consume exactly the same number of cycles. The result of each ADC conversion is inserted into the CE DRAM when the conversion is complete. The CE code is written to tolerate sudden changes in ADC data. The exact CK count when each ADC value is loaded into DRAM is shown in Figure 16.

Figure 16 also shows that the serial RTM data stream begins transmitting at the beginning of state 'S.' RTM, consisting of 140 CK cycles, will always finish before the next code pass starts.



- ALL DIMENSIONS ARE 5MHZ CK COUNTS.
 - 2. THE PRECISE FREQUENCY OF CK IS 150*CRYSTAL FREQUENCY = 4.9152MHz.
 - 3. XFER_BUSY OCCURS ONCE EVERY (PRESAMPS * SUM_CYCLES) CODE PASSES.

Figure 16: Timing Relationship between ADC MUX, Compute Engine, and Serial Transfers




Figure 17: RTM Output Format

2.3 Battery Modes

Shortly after system power (V3P3SYS) is applied, the part will be in MISSION mode. MISSION mode means that the part is operating with system power and that the internal PLL is stable. This mode is the normal operation mode where the part is capable of measuring energy.

When system power is <u>not</u> available (i.e. when V1<VBIAS), the 78M6612 can be in one of three battery modes, i.e. BROWNOUT, LCD, or SLEEP mode. As soon as V1 falls below VBIAS or when the part wakes up under battery power (with sufficient voltage margin), the part will automatically enter BROWN-OUT mode (see Section 2.5 Wake Up Behavior). From BROWNOUT mode, the MPU may enter either LCD mode or SLEEP mode by setting either the *LCD_ONLY* or *SLEEP* I/O RAM bits (only one bit can be set at the same time in BROWNOUT mode, since setting one bit will already force the part into SLEEP or LCD mode, disabling the MPU).

Figure 18 shows a state diagram of the various operation modes, with the possible transitions between modes. For information on the timing of mode transitions refer to Figure 22 through Figure 24.



Power and Energy Measurement devices that do not require functionality in the battery modes, e.g. Power and Energy Measurement devices that only use the SLEEP mode to maintain the RTC, still need to contain code that brings the chip from BROWNOUT mode to SLEEP mode. Otherwise, the chip remains in BROWNOUT mode, once the system power is missing, and consumes more current than intended.



Similarly, Power and Energy Measurement devices equipped with batteries need to contain code that transitions the chip to SLEEP mode as soon as the battery is attached in production. Otherwise, remaining in BROWNOUT mode would add unnecessary drain to the battery.

The transition from MISSION mode to BROWNOUT mode is signaled by the *IE_PLLFALL* interrupt flag (in SFR 0xE8[7]). The transition in the other direction is signaled by the *IE_PLLRISE* interrupt flag (SFR 0xE8[6]), when the PLL becomes stable.

Transitions from both LCD and SLEEP mode back to BROWNOUT mode are initiated by wake-up timer timeout conditions or wake-up pin events.

In the absence of system power, if the voltage margin for the LDO regulator providing 2.5 V to the internal circuitry becomes too low to be safe, the part automatically enters sleep mode (BAT_OK false). The battery voltage must stay above 3 V to ensure that BAT_OK remains true. Under this condition, the 78M6612 stays in SLEEP mode, even if the voltage margin for the LDO improves (BAT_OK true).

Table 44 shows the circuit functions available in each operating mode.

Table 44: Available Circuit Functions

Circuit Function	System Power	Battery Power (I	Non-volatil	e Supply)
	MISSION	BROWNOUT	LCD	SLEEP
CE	Yes	_	_	_
CE Data RAM	Yes	Yes	_	_
FIR	Yes	_	_	_
Analog circuits: PLL, ADC, VREF, BME etc	Yes	-	_	_
	4.92 MHz	28.672 kHz		
MPU clock rate	(from PLL)	(7/8 of 32768 Hz)	_	_
MPU_DIV	Yes	_	_	_
ICE	Yes	Yes	_	_
DIO Pins	Yes	Yes	_	_
Watchdog Timer	Yes	Yes	_	_
LCD	Yes	Yes	Yes	_
EEPROM Interface (2-wire)	Yes	Yes (8kb/s)	-	_
EEPROM Interface (3-wire)	Yes	Yes (16kb/s)	-	_
UART	Yes	Yes	_	_
Optical TX modulation	Yes	_	_	_
Flash Read	Yes	Yes	_	_
Flash Page Erase	Yes	Yes	_	_
Flash Write	Yes	_	_	_
RAM Read and Write	Yes	Yes	_	_
Wakeup Timer	Yes	Yes	Yes	Yes
Oscillator and RTC	Yes	Yes	Yes	Yes
DRAM data preservation	Yes	Yes	_	_
V3P3D voltage output pin	Yes	Yes	_	_

[&]quot;-" means "not active.

2.3.1 BROWNOUT Mode

In BROWNOUT mode, most non-measurement digital functions, as shown in Table 44, are active, including ICE, UART, EEPROM, LCD, and RTC. In BROWNOUT mode, a low bias current regulator will provide 2.5 Volts to V2P5 and V2P5NV. The regulator has an output called BAT_OK to indicate that it has sufficient overhead. When BAT_OK = 0, the part will enter SLEEP mode. From BROWNOUT mode, the MPU can voluntarily enter LCD or SLEEP modes. When system power is restored, the part will automatically transition from any of the battery modes to mission mode, once the PLL has settled.

The MPU will run at crystal clock rate in BROWNOUT. The value of MPU_DIV will be remembered (not changed) as the part enters and exits BROWNOUT. MPU_DIV will be ignored during BROWNOUT.

While *PLL_OK* = 0, the I/O RAM bits *ADC_E* and *CE_E* are held in zero state disabling both ADC and CE. When *PLL_OK* falls, the CE program counter is cleared immediately and all FIR processing halts. Figure 19 shows the functional blocks active in BROWNOUT mode.




Figure 18: Operation Modes State Diagram

2.3.2 LCD Mode

In LCD mode, the data contained in the *LCD_SEG* registers is displayed, i.e. up to four LCD segments connected to each of the pins SEG18 and SEG19 can be made to blink without the involvement of the MPU, which is disabled in LCD mode.

This mode can be exited only by system power up or by a timeout of the wake-up timer. Figure 20 shows the functional blocks active in LCD mode.

2.3.3 SLEEP Mode

In SLEEP mode, the battery current is minimized and only the Oscillator and RTC functions are active. This mode can be exited only by system power-up or by a timeout of the wake-up timer. Figure 21 shows the functional blocks active in SLEEP mode.




Figure 19: Functional Blocks in BROWNOUT Mode (inactive blocks grayed out)




Figure 20: Functional Blocks in LCD Mode (inactive blocks grayed out)




Figure 21: Functional Blocks in SLEEP Mode (inactive blocks grayed out)




Figure 22: Transition from BROWNOUT to MISSION Mode when System Power Returns




Figure 23: Power-Up Timing with V3P3SYS and VBAT Tied Together




Figure 24: Power-Up Timing with VBAT Only

2.4 Fault and Reset Behavior

Reset Mode: When the RESET pin is pulled high all digital activity stops. The oscillator and RTC module continue to run. Additionally, all I/O RAM bits are set to their default states. As long as V1, the input voltage at the power fault block, is greater than VBIAS, the internal 2.5 V regulator will continue to provide power to the digital section.

Once initiated, the reset mode will persist until the reset timer times out, signified by the internal signal WAKE rising. This will occur in 4100 cycles of the real time clock after RESET goes low, at which time the MPU will begin executing its preboot and boot sequences from address 00. See Section 1.5.12 Program Security for more description of preboot and boot.

If system power is not present, the reset timer duration will be 2 cycles of the crystal clock, at which time the MPU will begin executing in BROWNOUT mode, starting at address 00.

Power Fault Circuit: The 78M6612 includes a comparator to monitor system power fault conditions. When the output of the comparator falls (V1<VBIAS), the I/P RAM bits *PLL_OK* is zeroed and the part switches to BROWNOUT mode if a battery is present. Once, system power returns, the MPU remains in reset and does not start Mission Mode until 4100 oscillator clocks later, when *PLL_OK* rises. If a battery is not present, indicated by BAT_OK=0, WAKE will fall and the part will enter SLEEP mode.

There are several conditions the part could be in as system power returns. If the part is in BROWNOUT mode, it will automatically switch to mission mode when PLL_OK rises. It will receive an interrupt indicating this. No configuration bits will be reset or reconfigured during this transition.

If the part is in LCD or SLEEP mode when system power returns, it will also switch to mission mode when PLL_OK rises. In this case, all configuration bits will be in the reset state due to WAKE having been zero. The RTC clock will not be disturbed, but the MPU RAM must be re-initialized. The hardware watchdog timer will become active when the part enters MISSION mode.

If there is no battery when system power returns, the part will switch to mission mode when PLL_OK rises. All configuration bits will be in reset state, and RTC and MPU RAM data will be unknown and must be initialized by the MPU.

2.5 Wake Up Behavior

As described above, the 78M6612 will always wake up in mission mode when system power is restored. Additionally, the part will wake up in BROWNOUT mode when a timeout of the wake-up timer occurs.

2.5.1 Wake on Timer

If the part is in SLEEP or LCD mode, it can be awakened by the wake-up timer. Until this timer times out, the MPU is in reset due to WAKE being low. When the wake-up timer times out, the WAKE signal rises and within three crystal cycles, the MPU begins to execute. The MPU can determine whether the timer woke it by checking the AUTOWAKE interrupt flag (IE_WAKE).

The wake-up timer begins timing when the part enters LCD or SLEEP mode. Its duration is controlled by $WAKE_PRD[2:0]$ and $WAKE_RES$. $WAKE_RES$ selects a timer LSB of either 1 minute ($WAKE_RES$ =1) or 2.5 seconds ($WAKE_RES$ =0). $WAKE_PRD[2:0]$ selects a duration of from 1 to 7 LSBs.

The timer is armed by WAKE_ARM=1. It must be armed at least three RTC cycles before SLEEP or LCD_ONLY is initiated. Setting WAKE_ARM presets the timer with the values in WAKE_RES and WAKE_PRD and readies the timer to start when the MPU writes to SLEEP or LCD_ONLY. The timer is reset and disarmed whenever the MPU is awake. Thus, if it is desired to wake the MPU periodically (every 5 seconds, for example) the timer must be rearmed every time the MPU is awakened.

2.6 Data Flow

The data flow between CE and MPU is shown in Figure 25. In a typical application, the 32-bit compute engine (CE) sequentially processes the samples from the voltage inputs on pins IA, VA, IB, and VB, performing calculations to measure active power (Wh), reactive power (VARh), A²h, and V²h for four-quadrant measurement. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.




Figure 25: MPU/CE Data Flow

2.7 CE/MPU Communication

Figure 26 shows the functional relationship between CE and MPU. The CE is controlled by the MPU via shared registers in the I/O RAM and by registers in the CE DRAM. The CE outputs two interrupt signals to the MPU: CE_BUSY and XFER_BUSY, which are connected to the MPU interrupt service inputs as external interrupts. CE_BUSY indicates that the CE is actively processing data. This signal will occur once every multiplexer cycle. XFER_BUSY indicates that the CE is updating data to the output region of the CE DRAM. This will occur whenever the CE has finished generating a sum by completing an accumulation interval determined by $SUM_CYCLES*PRE_SAMPS$ samples. Interrupts to the MPU occur on the falling edges of the XFER_BUSY and CE_BUSY signals.




Figure 26: MPU/CE Communication

3 Application Information

3.1 Connection of Sensors (CT, Resistive Shunt)

Figure 27 and Figure 28 show how resistive dividers, current transformers, and restive shunts are connected to the voltage and current inputs of the 78M6612.




Figure 27: Resistive Voltage Divider (Left), Current Transformer (Right)




Figure 28: Resistive Shunt

3.2 Temperature Measurement

Measurement of absolute temperature uses the on-chip temperature sensor while applying the following formula:

$$T = \frac{(N(T) - N_n)}{S_n} + T_n$$

In the above formula, T is the temperature in °C, N(T) is the ADC count at temperature T, N_n is the ADC count at 25°C, S_n is the sensitivity in LSB/°C as stated in the Electrical Specifications, and T_n is +25°C.

Example: At 25°C a temperature sensor value of 518,203,584 (N_n) is read by the ADC by a 78M6612 in the 64-pin LQFP package. At an unknown temperature T the value 449.648.000 is read at (N(T)). The absolute temperature is then determined by dividing both N_n and N(T) by 512 to account for the 9-bit shift of the ADC value and then inserting the results into the above formula, using -2220 for LSB/°C:

$$T = \frac{449.648.000 - 518,203,584}{512 \cdot (-2220)} + 25C = 85.3^{\circ}C$$

It is recommended to base temperature measurements on *TEMP_RAW_X* which is the sum of two consecutive temperature readings thus being higher by a factor of two than the raw sensor readings.

3.3 Temperature Compensation

Temperature Coefficients: The internal voltage reference is calibrated during device manufacture.

The temperature coefficients TC1 and TC2 are given as constants that represent typical component behavior (in μ V/°C and μ V/°C², respectively).



Since TC1 and TC2 are given in μ V/°C and μ V/°C², respectively, the value of the VREF voltage (1.195V) has to be taken into account when transitioning to PPM/°C and PPM/°C². This means that PPMC = 26.84*TC1/1.195, and PPMC2 = 1374*TC2/1.195).

Temperature Compensation: The CE provides the bandgap temperature to the MPU, which then may digitally compensate the power outputs for the temperature dependence of VREF, using the CE register *GAIN_ADJ*. Since the band gap amplifier is chopper-stabilized via the *CHOP_EN* bits, the most significant long-term drift mechanism in the voltage reference is removed.

The MPU, not the CE, is entirely in charge of providing temperature compensation. The MPU applies the following formula to determine *GAIN_ADJ* (address 0x12). In this formula *TEMP_X* is the deviation from nominal or calibration temperature expressed in multiples of 0.1°C:

$$GAIN_ADJ = 16385 + \frac{TEMP_X \cdot PPMC}{2^{14}} + \frac{TEMP_X^2 \cdot PPMC2}{2^{23}}$$

In a power and energy measurement unit, the 78M6612 is not the only component contributing to temperature dependency. A whole range of components (e.g. current transformers, resistor dividers, power sources, filter capacitors) will contribute temperature effects.



Since the output of the on-chip temperature sensor is accessible to the MPU, temperature-compensation mechanisms with great flexibility are possible. MPU access to *GAIN_ADJ* permits a system-wide temperature correction over the entire unit rather than local to the chip.

3.4 Temperature Compensation and Mains Frequency Stabilization for the RTC

The flexibility provided by the MPU allows for compensation of the RTC using the substrate temperature. To achieve this, the crystal has to be characterized over temperature and the three coefficients Y_CAL , Y_CALC , and Y_CAL_C2 have to be calculated. Provided the IC substrate temperatures tracks the crystal temperature the coefficients can be used in the MPU firmware to trigger occasional corrections of the RTC seconds count, using the RTC_DEC_SEC or RTC_INC_SEC registers in I/O RAM.

Example: Let us assume a crystal characterized by the measurements shown in Table 45.

Deviation from Nominal Temperature [°C]	Measured Frequency [Hz]	Deviation from Nominal Frequency [PPM]
+50	32767.98	-0.61
+25	32768.28	8.545
0	32768.38	11.597
-25	32768.08	2.441
-50	32767.58	-12.817

Table 45: Frequency over Temperature

The values show that even at nominal temperature (the temperature at which the chip was calibrated for energy), the deviation from the ideal crystal frequency is 11.6 PPM, resulting in about one second inaccuracy per day, i.e. more than some standards allow. As Figure 29 shows, even a constant compensation would not bring much improvement, since the temperature characteristics of the crystal are a mix of constant, linear, and quadratic effects.




Figure 29: Crystal Frequency over Temperature

One method to correct the temperature characteristics of the crystal is to obtain coefficients from the curve in Figure 29 by curve-fitting the PPM deviations. A fairly close curve fit is achieved with the coefficients a = 10.89, b = 0.122, and c = -0.00714 (see Figure 30).

$$f = f_{nom} \cdot \left\{ 1 + \frac{a}{10^6} + T \frac{b}{10^6} + T^2 \frac{c}{10^6} \right\}$$

When applying the inverted coefficients, a curve (see Figure 30) will result that effectively neutralizes the original crystal characteristics.




Figure 30: Crystal Compensation

The MPU Demo Code supplied with the Teridian Demo Kits has a direct interface for these coefficients and it directly controls the *RTC_DEC_SEC* or *RTC_INC_SEC* registers. The Demo Code uses the coefficients in the form:

$$CORRECTION(ppm) = \frac{Y_CAL}{10} + T \cdot \frac{Y_CALC}{100} + T^2 \cdot \frac{Y_CALC2}{1000}$$

Note that the coefficients are scaled by 10, 100, and 1000 to provide more resolution. For our example case, the coefficients would then become (after rounding):

Alternatively, the mains frequency may be used to stabilize or check the function of the RTC. For this purpose, the CE provides a count of the zero crossings detected for the selected line voltage in the *MAIN_EDGE_X* address. This count is equivalent to twice the line frequency, and can be used to synchronize and/or correct the RTC.

3.5 Connecting 5V Devices

All digital input pins of the 78M6612 are compatible with external 5V devices. I/O pins configured as inputs do not require current-limiting resistors when they are connected to external 5V devices.

3.6 Connecting LCDs

The 78M6612 has a LCD controller on-chip capable of controlling static or multiplexed LCDs. Figure 31 shows the basic connection for a LCD.




Figure 31: Connecting LCDs

The LCD segment pins can be organized in the following groups:

- 1. Seventeen pins are dedicated LCD segment pins (SEG0 to SEG13, SEG16 to SEG18).
- 2. Four pins are dual-function pins CKTEST/SEG19, E_RXTX/SEG38, E_TCLK/SEG33, and E_RST/SEG32.
- 3. Fourteen pins are available as combined DIO and segment pins SEG24/DIO4 to SEG31/DIO11, SEG34/DIO14 to SEG37/DIO17, SEG39/DIO19, and SEG40/DIO20.
- 4. The QFN-68 package adds an additional combination pin, SEG41/DIO21. Also adds two additional LCD segment pins, SEG13 and SEG14.

The split between DIO and LCD use of the combined pins is controlled with the DIO register *LCD_NUM*. *LCD_NUM* can be assigned any number between 0 and 18. The first dual-purpose pin to be allocated as LCD is SEG41/DIO21 (on the 68-pin QFN package). Thus if *LCD_NUM*=2, SEG41 and SEG 40 will be configured as LCD. The remaining SEG39 to SEG24 will be configured as DIO19 to DIO4. DIO1 and DIO2 are always available, if not used for UART1.

Note that pins CKTEST/SEG19, E_RXTX/SEG38, E_TCLK/SEG33, and E_RST/SEG32 are not affected by *LCD_NUM*.

Table 46 and Table 47 show the allocation of DIO and segment pins as a function of *LCD_NUM* for both package types.

Table 46: LCD and DIO Pin Assignment by LCD_NUM for the QFN-68 Package

LCD_NUM	SEG in Addition to SEG0-SEG18	Total Number of LCD Segment Pins Including SEG0-SEG18	DIO Pins in Addition to DIO1- DIO2	Total Number of DIO Pins Including DIO1, DIO2
0	None	19	4-11,14-17, 19-21	18
1	41	20	4-11, 14-17, 19-20	17
2	40-41	21	4-11, 14-17, 19	16
3	39-41	22	4-11, 14-17	15
4	39-41	22	4-11, 14-17	15
5	37, 39-41	23	4-11, 14-16	14
6	36-37, 39-41	24	4-11, 14-15	13
7	35-37, 39-41	25	4-11, 14	12
8	34-37, 39-41	26	4-11	11
9	34-37, 39-41	26	4-11	11
10	34-37, 39-41	26	4-11	11
11	31, 34-37, 39-41	27	4-10	10
12	30-31, 34-37, 39-41	28	4-9	9
13	29-31, 34-37, 39-41	29	4-8	8
14	28-31, 34-37, 39-41	30	4-7	7
15	27-31, 34-37, 39-41	31	4-6	6
16	26-31, 34-37, 39-41	32	4-5	5
17	25-31, 34-37, 39-41	33	4	4
18	24-31, 34-37, 39-41	34	None	3

Note: LCD segment numbers are given without CKTEST/SEG19, E_RXTX/SEG38, E_TCLK/SEG33, and E_RST/SEG32.

Table 47: LCD and DIO Pin Assignment by LCD_NUM for the LQFP-64 Package

LCD_NUM	SEG in Addition to SEG0-SEG18	Total Number of LCD Segment Pins Including SEG0- SEG18	DIO Pins in Addition to DIO1- DIO2	Total Number of DIO Pins Including DIO1, DIO2
0	_	17	4-11, 14-17, 19, 20	16
1	_	17	4-11, 14-17, 19, 20	16
2	40	18	4-11, 14-17, 19	15
3	39, 40	19	4-11, 14-17	14
4	39, 40	19	4-11, 14-17	14
5	37, 39, 40	20	4-11, 14-16	13
6	36-37, 39, 40	21	4-11, 14-15	12
7	35-37, 39, 40	22	4-11, 14	11
8	34-37, 39, 40	23	4-11	10
9	34-37, 39, 40	23	4-11	10
10	34-37, 39, 40	23	4-11	10
11	31, 34-37, 39, 40	24	4-10	9
12	30-31, 34-37, 39, 40	25	4-9	8
13	29-31, 34-37, 39, 40	26	4-8	7
14	28-31, 34-37, 39, 40	27	4-7	6
15	27-31, 34-37, 39, 40	28	4-6	5
16	26-31, 34-37, 39, 40	29	4-5	4
17	25-31, 34-37, 39, 40	30	4	3
18	24-31, 34-37, 39, 40	31	None	2

Note: LCD segment numbers are given without CKTEST/SEG19, E_RXTX/SEG38, E_TCLK/SEG33, and E_RST/SEG32.

Note: SEG14 and SEG15 are not available in the 64-pin package.

3.7 Connecting I²C EEPROMs

 I^2C EEPROMs or other I^2C compatible devices should be connected to the DIO pins DIO4 and DIO5, as shown in Figure 32. Pull-up resistors of roughly 10 k Ω to V3P3D (to ensure operation in BROWNOUT mode) should be used for both SCL and SDA signals. The DIO_EEX register in I/O RAM must be set to 01 in order to convert the DIO pins DIO4 and DIO5 to I^2C pins SCL and SDA.




Figure 32: I²C EEPROM Connection

3.8 Connecting 3-Wire EEPROMs

 μ Wire EEPROMs and other compatible devices should be connected to the DIO pins DIO4 and DIO5, as shown in Figure 33. DIO5 connects to both the DI and DO pins of the three-wire device. The CS pin must be connected to a vacant DIO pin of the 78M6612. A pull-up resistor of roughly 10 k Ω to V3P3D (to ensure operation in BROWNOUT mode) should be used for the DI/DO signals, and the CS pin should be pulled down with a resistor to prevent that the 3-wire device is selected on power-up, before the 78M6612 can establish a stable signal for CS. The DIO_EEX register in I/O RAM must be set to 10 in order to convert the DIO pins DIO4 and DIO5 to μ Wire pins. The pull-up resistor for DIO5 may not be necessary.




Figure 33: 3-Wire EEPROM Connection

3.9 **UARTO (TX/RX)**

The RX pin should be pulled down by a 10 k Ω resistor and additionally protected by a 100 pF ceramic capacitor, as shown in Figure 34.




Figure 34: Connections for the RX Pin

3.10 UART1 Interface

The pins TX1 and RX1 can be used for a regular serial interface, e.g. by connecting a RS_232 transceiver, or they can be used to directly operate optical components, e.g. an infrared diode and phototransistor implementing a FLAG interface. Figure 35 shows the basic connections. The TX1 pin becomes active when the I/O RAM register *TX1DIS* is set to 0.

The polarity of the TX1 and RX1 pins can be inverted with configuration bits TX1INV and RX1INV, respectively.

The TX1 output may be modulated at 38 kHz when system power is present. Modulation is not available in BROWNOUT mode. The *TX1MOD* bit enables modulation. The duty cycle is controlled by *OPT_FDC[1:0]*, which can select 50%, 25%, 12.5%, and 6.25% duty cycle. A 6.25% duty cycle means TX1 is low for 6.25% of the period.

The receive pin (RX1) may need an analog filter when receiving modulated optical signals.



With modulation, an optical emitter can be operated at higher current than nominal, enabling it to increase the distance along the optical path.



If operation in BROWNOUT mode is desired, the external components should be connected to V3P3D.




Figure 35: Connection for Optical Components

3.11 Connecting V1 and Reset Pins

A voltage divider should be used to establish that V1 is in a safe range when the power and measurement unit is in mission mode (V1 must be lower than 2.9 V in all cases in order to keep the hardware watchdog timer enabled). For proper debugging or loading code into the 78M6612 mounted on a PCB, it is necessary to have a provision like the header shown above R1 in Figure 36. A shorting jumper on this header pulls V1 up to V3P3 disabling the hardware watchdog timer.

The parallel impedance of R1 and R2 should be approximately 8 to 10 k Ω in order to provide hysteresis for the power fault monitor.




Figure 36: Voltage Divider for V1

Even though a functional power and measurement unit will not necessarily need a reset switch, it is useful to have a reset pushbutton switch for prototyping, as shown in Figure 37, left side. The RESET signal may be sourced from V3P3SYS (functional in MISSION mode only), V3P3D (MISSION and BROWNOUT modes), VBAT (all modes, if battery is present), or from a combination of these sources, depending on the application. For a production unit, the RESET pin should be protected by the external components shown in Figure 37, right side. R_1 should be in the range of $100~\Omega$ and mounted as closely as possible to the IC. The RESET pin can also be directly connected to ground.



Since the 78M6612 generates its own power-on reset, a reset button or circuitry, as shown in Figure 37, left side, is only required for test units and prototypes.




Figure 37: External Components for RESET: Development Circuit (Left), Production Circuit (Right)

3.12 Connecting the Emulator Port Pins

Capacitors to ground must be used for protection from EMI. Production boards should have the ICE_E pin connected to ground.

If the ICE pins are used to drive LCD segments, the pull-up resistors should be omitted, as shown in Figure 38, and 22 pF capacitors to GNDD should be used for protection from EMI.

It is important to bring out the ICE_E pin to the programming interface in order to create a way for reprogramming parts that have the Flash SECURE bit (SFR 0xB2[6]) set. Providing access to ICE_E ensures that the part can be reset between erase and program cycles, which will enable programming devices to reprogram the part. The reset required is implemented with a watchdog timer reset (i.e. the hardware WDT must be enabled).




Figure 38: External Components for the Emulator Interface

3.13 Crystal Oscillator

The oscillator of the 78M6612 drives a standard 32.768 kHz watch crystal. The oscillator has been designed specifically to handle these crystals and is compatible with their high impedance and limited power handling capability. The oscillator power dissipation is very low to maximize the lifetime of any battery backup device attached to VBAT.

Board layouts with minimum capacitance from XIN to XOUT will require less battery current. Good layouts will have XIN and XOUT shielded from each other.



Since the oscillator is self-biasing, an external resistor <u>must not be connected</u> across the crystal.

3.14 Flash Programming

Operational or test code can be programmed into the Flash memory using either an in-circuit emulator or the Flash Programmer Module (TFP-1) available from Teridian. The Flash programming procedure uses the E_RST, E_RXTX, and E_TCLK pins.

3.15 MPU Firmware Library

All application-specific MPU functions mentioned above under "Application Information" are available from Teridian as a standard ANSI C library and as ANSI "C" source code. The code is available as part of the Demonstration Kit for the 78M6612 IC. The Demonstration Kits come with the 78M6612 IC preprogrammed with demo firmware mounted on a functional sample PCB (Demo Board). The Demo Boards allow for quick and efficient evaluation of the IC without having to write firmware or having to supply an in-circuit emulator (ICE).

3.16 Measurement Calibration

Once the 78M6612 Power and Energy Measurement device has been installed in a measurement system, it is typically calibrated for tolerances of the current sensors, voltage dividers and signal conditioning components. The device can be calibrated using the gain and phase adjustment factors accessible to the CE. The gain adjustment is used to compensate for tolerances of components used for signal conditioning, especially the resistive components. Phase adjustment is provided to compensate for phase shifts introduced by certain types of current sensors.

Due to the flexibility of the MPU firmware, any calibration method, such as calibration based on energy, or current and voltage can be implemented. It is also possible to implement segment-wise calibration (depending on current range).

The 78M6612 supports common industry standard calibration techniques, such as single-point (energy-only), multi-point (energy, Vrms, Irms), and auto-calibration.

4 Firmware Interface

4.1 I/O RAM Map

'Not Used' bits are grayed out, contain no memory and are read by the MPU as zero. Reserved bits may be in use and should not be changed. This table lists only the SFR registers that are not generic 8051 SFR registers.

Table 48: I/O RAM Map - In Numerical Order

Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Configura	ation:								1	
CE0	2000		EQU[2:0]		CE_E		Reserved			
CE1	2001	PRE_SAM	MPS[1:0]		SUM_CYCLES[5:0]					
CE2	2002	MUX_D	IV[1:0]	СНОР_	E[1:0]	RTM_E	WD_OVF	EX_RTC	EX_XFR	
COMP0	2003	Not Used	PLL_OK	Not Used	Rese	erved	Reserved	Reserved	COMP_STAT[0]	
CONFIG0	2004	VREF_CAL	PLS_INV	CKOUT	_E[1:0]	VREF_DIS		MPU_DIV[2:0	0]	
CONFIG1	2005	Reserved	Reserved	ECK_DIS	FIR_LEN	ADC_E	MUX_ALT	FLSH66Z	Reserved	
VERSION	2006			1	VERSI	ON[7:0]				
CONFIG2	2007	TX1E	[1:0]	EX_PLL	EX_FWCOL	Rese	erved	OPT_F	DC[1:0]	
CE3	20A8	Not Used	Not Used	Not Used			CE_LCTN[4:0	0]		
WAKE	20A9	WAKE_ARM	SLEEP	LCD_ONLY	Not Used	WAKE_RES	V	VAKE_PRD[2	:0]	
TMUX	20AA	Not Used	Not Used	Not Used			TMUX[4:0]			
Digital I/C):			1						
DIO0	2008	DIO_EI	EX[1:0]	RX1DIS	RX11NV	DIO_PW	DIO_PV	TX1MOD	TX11NV	
DIO1	2009	Not Used		DIO_R1[2:0]		Not Used	Reserved (000)			
DIO2	200A	Not Used		DIO_R3[2:0] [,]	k	Not Used	DIO_R2[2:0]			
DIO3	200B	Not Used		DIO_R5[2:0]		Not Used	DIO_R4[2:0]			
DIO4	200C	Not Used		DIO_R7[2:0]		Not Used	DIO_R6[2:0]			
DIO5	200D	Not Used		DIO_R9[2:0]		Not Used	DIO_R8[2:0]			
DIO6	200E	Not Used		DIO_R11[2:0]	1	Not Used	DIO_R10[2:0]			
Real Time	Clock	c :								
RTC0	2015	Not Used	Not Used				RTO	C_SEC[5:0]		
RTC1	2016	Not Used	Not Used			RTC_MIN[5:0]				
RTC2	2017	Not Used	Not Used	Not Used			RTO	C_HR[4:0]		
RTC3	2018	Not Used	Not Used	Not Used	Not Used	Not Used	RTC	C_DAY[2:0]		
RTC4	2019	Not Used	Not Used	Not Used			RTC	C_DATE[4:0]		
RTC5	201A	Not Used	Not Used	Not Used	Not Used		RTC	C_MO[3:0]		
RTC6	201B						F	RTC_YR[7:0]		
RTC7	201C	Not Used	Not Used	Not Used	Not Used	Not Used	Not Used	RTC_DEC_SEC	RTC_INC_SEC	
WE	201F				Write ena	ble for RTC				
LCD Disp	lay Int	erface:								
LCDX	2020	Not Used	BME	Reserved			.CD_NUM[4:0	0]		
LCDY	2021	Not Used	LCD_Y	LCD_E	LC	CD_MODE[2:0	0]	LCD_C	LK[1:0]	
LCDZ	2022	Not Used	Not Used	Not Used			Reserved			
LCD0	2030		Not !	Used			LCD_SI	EG0[3:0]		

		Not Used								
LCD19	2043	Not Used	LCD_SEG19[3:0]							
LCD24	2048	Not Used	LCD_SEG24[3:0]							
		Not Used								
LCD38	2056	Not Used	LCD_SEG38[3:0]							
LCD_BLNK	205A	LCD_BLKMAP19[3:0]	LCD_BLKMAP18[3:0]							
RTM Pro	bes:									
RTM0	RTM0	RTM0	RTM0							
RTM1	RTM1	RTM1	RTM1							
RTM2	RTM2	RTM2	RTM2							
RTM3	RTM3	RTM3	RTM3							
Pulse Ge	Pulse Generator:									
PLS_W	PLS_ W	PLS_W	PLS_W							
PLS_I	PLS_I	PLS_I	PLS_I							

^{* =} Only available on QFN-68 package. Reserved in the LQFP-64 package.

4.2 SFR Map (SFRs Specific to Teridian 80515)

'Not Used' bits are blacked out and contain no memory and are read by the MPU as zero. Reserved bits are in use and should not be changed. This table lists only the SFR registers that are not generic 8051 SFR registers.

Table 49: SFR Map – In Numerical Order

Name	SFR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Digital I/O	Digital I/O:												
DIO7	80		DIO_0[7:4	4] (Port 0)		DIO_0[3]*	DIO_0	Reserved					
DIO8	A2		DIO_DI	R0[7:4]		DIO_DIR0 [3]*	DIO_DI	R0[2:1]	Reserved				
DIO9	90	DIO_	1[7:6]	Rese	erved		DIO_1[3:	0] (Port 1)					
DIO10	91	DIO_Di	IR1[7:6]	Rese	erved		DIO_D	IR1[3:0]					
DIO11	A0	Not Used	Not Used	DIO_2[5] *	DIO_2	2[4:3]	Reserved	DIO_2[1:0	0] (Port 2)				
DIO12	A1	Not Used	Not Used	DIO_DIR2 [5]*	DIO_DI	DIO_DIR2[4:3]		DIO_DIR2[1:0]					
Interrupts	and W	/D Timer:											
INTBITS	F8		INT6	INT5	INT4	INT3	INT2	INT1	INT0				
IFLAGS	E8	IE_PLLFALL WD_RST	IE_PLLRISE	IE_WAKE	Reserved	IE_FWCOL1	IE_FWCOL0	IE_RTC	IE_XFER				
Flash:													
ERASE	94				FLSH_E	RASE[7:0]							
FLSHCTL	B2	PREBOOT	SECURE	Not Used	Not Used	Not Used	Not Used	FLSH_MEEN	FLSH_PWE				
FPAG	В7		FLSH_PGADR[6:0] Not Used										
Serial EEF	PROM:												
EEDATA	9E		EEDATA[7:0]										
EECTRL	9F				EECT	RL[7:0]							

^{* =} Only available on QFN-68 package. Reserved in the LQFP-64 package.

4.3 I/O RAM Description – Alphabetical Order

Bits with a **W** (write) direction are written by the MPU into configuration RAM. Typically, they are initially stored in Flash memory and copied to the configuration RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The remaining bits are mapped to the address range 0x2xxx. Bits with R (read) direction can be read by the MPU. Columns labeled "**Rst**" and "**Wk**" describe the bit values upon reset and wake, respectively. No entry in one of these columns means the bit is either read-only or is powered by the non-volatile supply and is not initialized. Write-only bits will return zero when they are read.

Table 50: I/O RAM Map – Alphabetical Order

Name	Location	Rst	Wk	Dir	Description			
ADC_E	2005[3]	0	0	R/W	Enables ADC and VREF. When disabled, removes bias current.			
BME	2020[6]	0	_	R/W	Battery Measure Enable. When set, a load current is immediately applied to the battery and it is connected to the ADC to be measured on Alternative Mux Cycles. See MUX_ALT bit.			
CE_E	2000[4]	0	0	R/W	CE enable.			
CE_LCTN[4:0]	20A8[4:0]	31	31	R/W	CE program location. The starting address for the CE program is 1024*CE_LCTN. CE_LCTN must be defined before the CE is enabled.			
CHOP_E[1:0]	2002[5:4]	0	0	R/W	Chop enable for the reference bandgap circuit. The value of CHOP will change on the rising edge of MUXSYNC according to the value in <i>CHOP_E</i> : 00-toggle ¹ 01-positive 10-reversed 11-toggle 1 except at the mux sync edge at the end of SUMCYCLE.			
CKOUT_E[1:0]	2004[5,4]	00	00	R/W	CKTEST Enable. The default is 00. 00-SEG19. 01-CK_FIR (5 MHz Mission, 32 kHz Brownout). 10-Not allowed (reserved for production test). 11-Same as 10.			
COMP_STAT[0]	2003[0]	_	_	R	The status of the power fail comparator for V1.			
DIO_R1[2:0] DIO_R2[2:0] DIO_R3[2:0]* DIO_R4[2:0] DIO_R5[2:0]	2009[6:4] 200A[2:0] 200A[6:4] 200B[2:0] 200B[6:4]	0 0 0 0	0 0 0 0	R/W	Connects dedicated I/O pins DIO2 through DIO11 as well as input pin DIO1 to internal resources. <i>DIO_R3[2:0]</i> is only available in the 68-pin package. If more than one input is connected to the same resource, the 'MULTIPLE' column below specifies how they are combined.			
DIO_R6[2:0]	200C[2:0]	0	0		DIO_Rx Resource Multiple			
DIO_R7[2:0]	200C[6:4] 200D[2:0]	0	0		000 NONE -			
DIO_R8[2:0]	200D[2:0] 200D[6:4]	0	0		001 Reserved OR			
DIO_R9[2:0]	200E[2:0]	0	0		010 T0 (Timer0 clock or gate) OR			
DIO_R10[2:0]	200E[6:4]	Ö	0		011 T1 (Timer1 clock or gate) OR			
DIO_R11[2:0]					100 High priority IO interrupt (int0 rising) OR			
					101 Low priority IO interrupt (int1 rising) OR			
					110 High priority IO interrupt (int0 falling) OR			
					111 Low priority IO interrupt (int1 falling) OR			
DIO_DIR0[7:1]*	SFRA2 [7:1]	0	0	R/W	Programs the direction of pins DIO7- DIO1. DIO3 is only available on the 68-pin package. 1 indicates output. Ignored if the pin is not configured as I/O. See DIO_PV and DIO_PW for special option for DIO6 and DIO7 outputs. See DIO_EEX for special option for DIO4 and DIO5.			

Name	Location	Rst	Wk	Dir	Description		
DIO_DIR1[7:6, 3:0]	SFR91 [7:6,3:0]	0	0	R/W	Programs the direction of pins DIO15-DIO14, DIO11-DIO8. 1 indicates output. Ignored if the pin is not configured as I/O.		
DIO_DIR2[5:3,2:1]	SFRA1 [5:3,2:1]	0	0	R/W	Programs the direction of pins DIO20- DIO19 and DIO17- DIO16 (and DIO21 for the 68 QFN package). 1 indicates output. Ignored if the pin is not configured as I/O.		
DIO_0[7:1]*	SFR80 [7:1]	0	0	R/W	The value on the pins DIO7-DIO1. DIO3 is only available on the 68-pin package. Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore write operations.		
DIO_1[7:6,3:0]	SFR90 [7:6,3:0]	0	0	R/W	The value on the pins DIO15-DIO14 and DIO11-DIO8. Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore write operations.		
DIO_2[5:3,1:0]	SFRA0 [5:3,1:0]	0	0	R/W	The value on the pins DIO20-DIO19, and DIO17-DIO16 (and DIO21 for the 68 QFN package). Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore write operations.		
DIO_EEX[1:0]	2008[7:6]	0	0	R/W	When set, converts DIO4 and DIO5 to interface with external EEPROM. DIO4 becomes SDCK and DIO5 becomes bi-directional SDATA. <i>LCD_NUM</i> must be less than or equal to 18.		
					DIO_EEX[1:0] Function 00 Disable EEPROM interface 01 2-Wire EEPROM interface 10 3-Wire EEPROM interface 11 Not used		
DIO_PV	2008[2]	0	0	R/W	Causes VARPULSE to be output on DIO7, if DIO7 is configured as output. <i>LCD_NUM</i> must be less than 15.		
DIO_PW	2008[3]	0	0	R/W	Causes WPULSE to be output on DIO6, if DIO6 is configured as output. <i>LCD_NUM</i> must be less than 16.		
EEDATA[7:0]	SFR9E	0	0	R/W	Serial EEPROM interface data.		
EECTRL[7:0]	SFR9F	30	30	R/W	Serial EEPROM interface control.		
ECK_DIS	2005[5]	0	0	R/W	Emulator clock disable. When one, the emulator clock is disabled. This bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part with the ICE interface and thus preclude Flash erase and programming operations. If ECK_ENA is set, it should be done at least 1000 ms after power-up to give emulators and programming devices enough time to complete an erase operation.		
EQU[2:0]	2000[7:5]	0	0	R/W	Specifies the power equation to be used by the CE.		
EX_XFR EX_RTC EX_FWCOL EX_PLL	2002[0] 2002[1] 2007[4] 2007[5]	0 0 0 0	0 0 0 0	R/W	Interrupt enable bits. These bits enable the XFER_BUSY, the RTC_1SEC, the FirmWareCollision, and PLL interrupts. Note that if one of these interrupts is to be enabled, its corresponding EX enable bit must also be set. See the Interrupts section for details.		
FIR_LEN	2005[4]	0	0	R/W	The length of the ADC decimation FIR filter.		
					1-384 cycles, 0-288 cycles		
					When FIR_LEN=1, the ADC has 2.370370x higher gain.		

Name	Location	Rst	Wk	Dir	Description
FLSH_ERASE[7:0]	SFR94[7:0]	0	0	W	Flash Erase Initiate FLSH_ERASE is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for FLSH_ERASE in order to initiate the appropriate Erase cycle.
					(default = 0x00). 0x55 - Initiate Flash Page Erase cycle. Must be proceeded by a write to FLSH_PGADR @ SFR 0xB7. 0xAA - Initiate Flash Mass Erase cycle. Must be proceeded by a write to FLSH_MEEN @ SFR 0xB2 and the debug (CC) port must be enabled. Any other pattern written to FLSH_ERASE will have no effect.
FLSH_MEEN	SFRB2[1]	0	0	W	Mass Erase Enable 0 – Mass Erase disabled (default). 1 – Mass Erase enabled. Must be re-written for each new Mass Erase cycle.
FLSH_PGADR[6:0] (FPAG)	SFRB7[7:1]	0	0	W	Flash Page Erase Address FLSH_PGADR[6:0] – Flash Page Address (page 0 thru 127) that will be erased during the Page Erase cycle. (default = 0x00). Must be re-written for each new Page Erase cycle.
FLSH_PWE	SFRB2[0]	0	0	R/W	Program Write Enable 0 – MOVX commands refer to XRAM Space, normal operation (default). 1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR. This bit is automatically reset after each byte written to Flash. Writes to this bit are inhibited when interrupts are enabled.
FOVRIDE	20FD[4]	0	0	R/W	Permits the values written by MPU to temporarily override the values in the fuse register (reserved for production test).
IE_FWCOL0 IE_FWCOL1	SFRE8[2] SFRE8[3]	0	0	R/W R/W	Interrupt flags for Firmware Collision Interrupt. See Flash Memory Section for details.
IE_PLLRISE	SFRE8[6]	0	0	R/W	Indicates that the MPU was woken or interrupted (int 4) by System power becoming available, or more precisely, by PLL_OK rising. Firmware must write a zero to this bit to clear it.
IE_PLLFALL	SFRE8[7]	0	0	R/W	Indicates that the MPU has entered BROWNOUT mode because System power has become unavailable (int 4), or more precisely, because PLL_OK fell. Note: this bit will not be set if the part wakes into BROWNOUT mode because of the WAKE timer. Firmware must write a zero to this bit to clear it.
IE_XFER IE_RTC	SFRE8[0] SFRE8[1]	0	0	R/W	Interrupt flags. These flags monitor the XFER_BUSY interrupt and the RTC_1SEC interrupt. The flags are set by hardware and must be cleared by the interrupt handler. Note that IE6, the interrupt 6 flag bit in the MPU must also be cleared when either of these interrupts occur.
IE_WAKE	SFRE8[5]	0	-	R/W	Indicates that the MPU was woken by the autowake timer. This bit is typically read by the MPU on bootup. Firmware must write a zero to this bit to clear it.

Name	Location	Rst	Wk	Dir	Description
INTBITS	SFRF8[6:0]	_	_	R/W	Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use.
LCD_BLKMAP19[3:0] LCD_BLKMAP18[3:0]	205A[7:4] 205A[3:0]	0	_	R/W	Identifies which segments connected to SEG18 and SEG19 should blink. 1 means 'blink.' Most significant bit corresponds to COM3. Least significant, to COM0.
LCD_CLK[1:0]	2021[1:0]	0	_	R/W	Sets the LCD clock frequency (for COM/SEG pins, not frame rate). Note: $f_w = 32768 \text{ Hz}$ $00: f_w/2^9, 01: f_w/2^8, 10: f_w/2^7, 11: f_w/2^6$
LCD_E	2021[5]	0	_	R/W	Enables the LCD display. When disabled, VLC2, VLC1, and VLC0 are ground as are the COM and SEG outputs.
LCD_MODE[2:0]	2021[4:2]	0	_	R/W	The LCD bias mode. 000: 4 states, ½ bias 001: 3 states, ½ bias 010: 2 states, ½ bias 011: 3 states, ½ bias 100: static display
LCD_NUM[4:0]	2020[4:0]	0	_	R/W	Number of dual-purpose LCD/DIO pins to be configured as LCD. This will be a number between 0 and 18. The first dual-purpose pin to be allocated as LCD is SEG41/DIO21 (SEG40/DIO20 on the 64 LQFP package). Thus if <i>LCD_NUM</i> =2, SEG41 and SEG 40 will be configured as LCD. The remaining SEG39 to SEG24 will be configured as DIO19 to DIO4.
					DIO1 and DIO2 (plus DIO3 on the QFN-68 package) are always available, if not used for UART1.
LCD_ONLY	20A9[5]	0	0	W	See tables in Application Section. Takes the 78M6612 to LCD mode. Ignored if system power is present. The part will awaken when autowake timer times out or when system power returns.
LCD_SEG0[3:0]	2030[3:0]	0	_	R/W	LCD Segment Data. Each word contains information for
 LCD_SEG19[3:0]	2043[3:0]	0			from 1 to 4 time divisions of each segment. In each word, bit 0 corresponds to COM0, on up to bit 3 for COM3.
LCD_SEG24[3:0]	2048[3:0]	0	_	R/W	These bits are preserved in LCD and SLEEP
 LCD_SEG38[3:0]	2056[3:0]	0	-		modes, even if their pin is not configured as SEG. In this case, they can be useful as general-purpose non-volatile storage.
LCD_Y	2021[6]	0	0	R/W	LCD Blink Frequency (ignored if blink is disabled or if segment is off). 0: 1 Hz (500 ms ON, 500 ms OFF) 1: 0.5 Hz (1s ON, 1s OFF)
MPU_DIV[2:0]	2004[2:0]	0	0	R/W	The MPU clock divider (from 4.9152 MHz). These bits may be programmed by the MPU without risk of losing control.
					000-4.9152 MHz, 001-4.9152 MHz /2 ¹ ,, 111-4.9152 MHz /2 ⁷ MPU_DIV remains unchanged when the part enters BROWNOUT mode.
MUX_ALT	2005[2]	0	0	R/W	The MPU asserts this bit when it wishes the MUX to perform ADC conversions on an alternate set of inputs.

Name	Location	Rst	Wk	Dir	Description
MUX_DIV[1:0]	2002[7:6]	0	0	R/W	The number of states in the input multiplexer. 00 — Illegal
					01 - 4 states 10 - 3 states 11 - 2 states
OPT_FDC[1:0]	2007[1:0]	0	0	R/W	Selects TX1 modulation duty cycle. OPT_FDC Function 00 50% Low 01 25% Low 10 12.5% Low 11 6.25% Low
RXIDIS	2008[5]	0	0	R/W	RX1 can be configured as an analog input to the UART1 comparator or as a digital input/output, DIO1. 0—RX1, 1—DIO1.
RXIINV	2008[4]	0	0	R/W	Inverts result from RX1 comparator when 1. Affects only the UART1 input. Has no effect when RX1 is used as a DIO input.
TX1E[1,0]	2007[7,6]	00	00	R/W	Configures the TX1 output pin. 00—TX1, 01—DIO2, 10—WPULSE, 11—VARPULSE
TX11NV	2008[0]	0	0	R/W	Invert TX1 when 1. This inversion occurs before modulation.
TXIMOD	2008[1]	0	0	R/W	Enables modulation of TX1. When <i>TX1MOD</i> is set, TX1 is modulated when it would otherwise have been zero. The modulation is applied after any inversion caused by <i>TX1INV</i> .
PLL_OK	2003[6]	0	0	R	Indicates that system power is present and the clock generation PLL is settled.
PLS_MAXWIDTH [7:0]	2080[7:0]	FF	FF	R/W	Determines the maximum width of the pulse (low going pulse). Maximum pulse width is $(2*PLS_MAXWIDTH + 1)*T_I$. Where T_I is PLS_INTERVAL. If PLS_INTERVAL=0, T_I is the sample time $(397\mu s)$. If 255, disable $MAXWIDTH$.
PLS_INTERVAL [7:0]	2081[7:0]	0	0	R/W	If the FIFO is used, <i>PLS_INTERVAL must be set to 81.</i> If <i>PLS_INTERVAL</i> = 0, the FIFO is not used and pulses are output as soon as the CE issues them.
PLS_INV	2004[6]	0	0	R/W	Inverts the polarity of WPULSE and VARPULSE. Normally, these pulses are active low. When inverted, they become active high.
PREBOOT	SFRB2[7]	_	_	R	Indicates that preboot sequence is active.
PRE_SAMPS[1:0]	2001[7:6]	0	0	R/W	The duration of the pre-summer, in samples. 00-42, 01-50, 10-84, 11-100.
RTC_SEC[5:0] RTC_MIN[5:0] RTC_HR[4:0] RTC_DAY[2:0] RTC_DATE[4:0] RTC_MO[3:0] RTC_YR[7:0]	2015 2016 2017 2018 2019 201A 201B			R/W R/W R/W R/W R/W R/W	The RTC interface. These are the 'year', 'month', 'day', 'hour', 'minute' and 'second' parameters of the RTC. The RTC is set by writing to these registers. Year 00 and all others divisible by 4 are defined as leap years. SEC 00 to 59 MIN 00 to 59 HR 00 to 23 (00=Midnight) DAY 01 to 07 (01=Sunday) DATE 01 to 31 MO 01 to 12 YR 00 to 99 Each write to one of these registers must be preceded by a write to 201F (WE).

Name	Location	Rst	Wk	Dir	Description				
RTC_DEC_SEC RTC_INC_SEC	201C[1] 201C[0]	0 0	0 0	W	RTC time correction bits. Only one bit may be pulsed at a time. When pulsed, causes the RTC time value to be incremented (or decremented) by an additional second the next time the RTC_SEC register is clocked. The pulse width may be any value. If an additional correction is desired, the MPU must wait 2 seconds before pulsing one of the bits again. Each write to one of these bits must be preceded by a write to 201F (WE).				
RTM_E	2002[3]	0	0	R/W	Real Time Monitor enable. When '0', the RTM output is low. This bit enables the 2 wire version of RTM				
RTM0[7:0] RTM1[7:0] RTM2[7:0] RTM3[7:0]	2060 2061 2062 2063	0 0 0 0	0 0 0 0	R/W	Four RTM probes. Before each CE code pass, the values of these registers are serially output on the RTM pin. The RTM registers are ignored when RTM_E=0.				
SECURE	SFRB2[6]	0	_	R/W	Enables security provisions that prevent external reading of Flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.				
SLEEP	20A9[6]	0	0	W	Takes the 78M6612 to sleep mode. Ignored if system power is present. The part will wake when the autowake timer times out or when system power returns.				
SUM_CYCLES[5:0]	2001[5:0]	0	0	R/W	The number of pre-summer outputs summed in the final summer.				
TMUX[4:0]	20AA[4:0]	2	_	R/W	Selects one of 32 signals for TMUXOUT. [4:0] Selected Signal [4:0] Selected Signal 0x00 DGND (analog) 0x01 Reserved 0x02 Reserved 0x03 Reserved 0x04 Reserved 0x05 Reserved 0x06 VBIAS (analog) 0x07 Not used 0x08 Reserved 0x09 Reserved 0x0A Reserved 0x0 Reserved 0x0A Reserved 0x0 Reserved 0x13 0x14 RTM (Real time output from CE) 0x15 WDTR_E, comparator 1 Output AND V1LT3) 0x16 Not used 0x18 RXD, from optical interface, after optional inversion 0x17 0x19 MUX_SYNC 0x1 CK_10M A 0x1B CK_MPU 0x1 Reserved 0x4E XEER BUSY E				
VERSION[7:0]	2006[7:0]	_	_	R	The version index. This word may be read by firmware to determine the silicon version. VERSION[7:0] 0000 0110				
VREF_CAL	2004[7]	0	0	R/W	Brings VREF to VREF pad. This feature is disabled when <i>VREF_DIS</i> =1.				
VREF_DIS	2004[3]	0	1	R/W	Disables the internal voltage reference.				

Name	Location	Rst	Wk	Dir	Description
WAKE_ARM	20A9[7]	0	_	W	Arm the autowake timer. Writing a 1 to this bit arms the autowake timer and presets it with the values presently in <i>WAKE_PRD</i> and <i>WAKE_RES</i> . The autowake timer is reset and disarmed whenever the MPU is in MISSION mode or BROWNOUT mode. The timer must be armed at least three RTC cycles before the SLEEP or LCD-ONLY mode is commanded.
WAKE_PRD	20A9[2:0]	001	_	R/W	Sleep time. Time=WAKE_PRD[2:0]*WAKE_RES. Default=001. Maximum value is 7.
WAKE_RES	20A9[3]	0	_	R/W	Resolution of WAKE timer: 1 – 1 minute, 0 – 2.5 seconds.
WD_RST	SFRE8[7]	0	0	W	WD timer bit: Possible operations to this bit are: Read: Gets the status of the flag IE_PLLFALL Write 0: Clears the flag. Write 1:.Resets the WDT.
WD_OVF	2002[2]	0	0	R/W	The WD overflow status bit. This bit is set when the WD timer overflows. It is powered by the non-volatile supply and at bootup will indicate if the part is recovering from a WD overflow or a power fault. This bit should be cleared by the MPU on bootup. It is also automatically cleared when RESET is high.
WE	201F[7:0]	-	-	W	Write operations on the RTC registers must be preceded by a write operation to WE.

4.4 CE Interface Description

4.4.1 CE Program

The CE program is supplied by Teridian as a data image that can be merged with the MPU operational code for measurement applications. Typically, the CE program covers most applications and does not need to be modified. Other variations of CE code may be available from Teridian. The description in this section applies to CE code revision CE6612_OMU_S2_A01_V1_2.

4.4.2 Formats

All CE words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement (-1 = 0xFFFFFFFF). 'Calibration' parameters are defined in Flash memory (or external EEPROM) and must be copied to CE data memory by the MPU before enabling the CE. 'Internal' variables are used in internal CE calculations. 'Input' variables allow the MPU to control the behavior of the CE code. 'Output' variables are outputs of the CE calculations. The corresponding MPU address for the most significant byte is given by $0x1000 + 4 \times CE_address$ and $0x1003 + 4 \times CE_address$ for the least significant byte.

4.4.3 Constants

Constants used in the CE Data Memory tables are:

- $F_S = 32768 \text{ Hz}/13 = 2520.62 \text{ Hz}.$
- F₀ is the fundamental frequency.
- IMAX is the external rms current corresponding to 250 mV pk at the inputs IA and IB.
- VMAX is the external rms voltage corresponding to 250 mV pk at the VA and VB inputs.
- Nacc, the accumulation count for energy measurements is PRE SAMPS * SUM CYCLES.
- Accumulation count time for energy measurements is PRE_SAMPS * SUM_CYCLES/F_S.

The system constants IMAX and VMAX are used by the MPU to convert internal quantities (as used by the CE) to external, i.e. measurement quantities. Their values are determined by the off-chip scaling of the voltage and current sensors used in an actual measurement unit. The LSB values used in this document relate digital quantities at the CE or MPU interface to external measurement input quantities. For example, if a SAG threshold of 80V peak is desired at the measurement input, the digital value that should be programmed into SAG_THR would be SAG_THR would be SAG_THR would be SAG_THR .

The parameters *EQU*, *CE_E*, *PRE_SAMPS*, and *SUM_CYCLES* essential to the function of the CE are stored in I/O RAM (see the I/O RAM section).

4.4.4 Environment

Before starting the CE using the CE_E bit, the MPU has to establish the proper environment for the CE by implementing the following steps:

- Load the CE data into CE DRAM.
- Establish the equation to be applied in EQU.
- Establish the accumulation period and number of samples in PRE_SAMPS and SUM_CYCLES.
- Establish the number of cycles per ADC mux frame.
- Set *PLS INTERVAL*[7:0] = 81.
- Set *FIR_LEN* = 1 and *MUX_DIV[1:0]* = 01.

There must be thirteen 32768 Hz cycles per ADC mux frame (see System Timing Diagram, Figure 16). This means that the product of the number of cycles per frame and the number of conversions per frame

must be 12 (allowing for one settling cycle). The required configuration is $FIR_LEN = 1$ (three cycles per conversion) and $MUX_DIV[1:0] = 01$ (4 conversions per mux frame).

During operation, the MPU is in charge of controlling the multiplexer cycles, for example by inserting an alternate multiplexer sequence at regular intervals using MUX_ALT . This enables temperature measurement. The polarity of chopping circuitry must be altered for each sample. It must also alternate for each alternate multiplexer reading. This is accomplished by maintaining $CHOP_E = 00$.

4.4.5 CE Calculations

The CE performs the precision computations necessary to accurately measure energy. These computations include offset cancellation, products, product smoothing, product summation, frequency detection, VAR calculation, sag detection, peak detection, and voltage phase measurement. Refer to the applicable *78M6612 Firmware Description Document*.

4.4.6 CE Status

Since the CE_BUSY interrupt occurs at 2520.6 Hz, it is desirable to minimize the computation required in the interrupt handler of the MPU. The MPU can read the CE status word at every CE_BUSY interrupt.

CE Address	Name	Description
0x70	CESTATUS	See description of CE status word below.

The CE Status Word is used for generating early warnings to the MPU. It contains sag warnings for VA as well as F0, the derived clock operating at the fundamental input frequency. *CESTATUS* provides information about the status of voltage and input AC signal frequency, which are useful for generating early power fail warnings, e.g. to initiate necessary data storage. *CESTATUS* represents the status flags for the preceding CE code pass (CE busy interrupt). Sag alarms are not remembered from one code pass to the next. The CE Status word is refreshed at every CE_BUSY interrupt.

The significance of the bits in *CESTATUS* is shown in the table below:

CESTATUS [bit]	Name	Description
31-29	Not Used	These unused bits will always be zero.
28	F0	F0 is a square wave at the exact fundamental input frequency.
27	Reserved	
26	SAG_B	Normally zero. Becomes one when VB remains below SAG_THR for SAG_CNT samples. Will not return to zero until VB rises above SAG_THR .
25	SAG_A	Normally zero. Becomes one when VA remains below SAG_THR for SAG_CNT samples. Will not return to zero until VA rises above SAG_THR .
24-0	Not Used	These unused bits will always be zero.

The CE is initialized by the MPU using *CECONFIG* (*CESTATE*.). This register contains in packed form *SAG_CNT*, *FREQSEL*, *EXT_PULSE*, *II_SHUNT*, *I2_SHUNT*, *PULSE_SLOW*, and *PULSE_FAST*.

Address		Default	Description
0x0E	CECONFIG	0x5001	See description of CECONFIG below.

The significance of the bits in *CECONFIG* is shown in the table below.

The CE controls the pulse rate based on $WISUM_X + W2SUM_X$ (and $VAR1SUM_X + VAR2SUM_X$).

Note: The 78M6612 Demo Code creep function halts pulse generation.

CECONFIG [bit]	Name	Default	Description					
[15:8]	SAG_CNT	80 (0x50)	Number of consecutive voltage samples below <i>SAG_THR</i> before a sag alarm is declared. The maximum value is 255. <i>SAG_THR</i> is at address 0x14.					
[7]	_	0	Unused					
[6]	_	0	Unused					
[5]	_	0	Unused					
[4]	PULSESEL	0	Selects outlet to be used for pulse generation. 0 = A 1 = B					
[3:2]	SENSORSEL	11	Current sensor selection. 00 = CT 11 = Shunt					
[1]	PULSE_FAST	0	When <i>PULSE_SLOW</i> = 1, the pulse generator input is reduced by a factor of 64. When <i>PULSE_FAST</i> = 1, the pulse generator input is increased 16x. These two parameters control the pulse gain factor X (see table below). Allowed values are 1 or 0. Default is 01 (X = 6/64).					
			X	PULSE_FAST	PULSE_SLOW			
			$1.5 * 2^2 = 6$	0	0			
[0]	PULSE_SLOW	0	$1.5 * 2^{-4} = 0.09375$	0	1			
			1.5 * 2 ⁶ = 96	1	0			
			1.5	1	1			

4.4.7 CE Transfer Variables

When the MPU receives the XFER_BUSY interrupt, it knows that fresh data is available in the transfer variables. The transfer variables can be categorized as:

- 1. Fundamental energy measurement variables
- 2. Instantaneous (RMS) values
- 3. Other measurement parameters
- 4. Pulse generation variables
- 5. Current shunt variables
- 6. Calibration parameters

4.4.7.1 Fundamental Energy Measurement Variables

The table below describes each transfer variable for fundamental energy measurement. All variables are signed 32 bit integers. Accumulated variables such as WSUM are internally scaled so they have at least 2x margin before overflow when the integration time is 1 second. Additionally, the hardware will not permit output values to 'fold back' upon overflow.

CE Address	Name	Description
0x74	WISUM_X	The sum of Watt samples from each measurement element (<i>In_8</i> is the gain configured by <i>IA_SHUNT</i> or <i>IB_SHUNT</i>).
0x75	W2SUM_X	LSB = $1.67380 * 10^{-13} VMAX * IMAX / In_8 Wh.$
0x76	VAR1SUM_X	The sum of VAR samples from each measurement element (In_8 is the
0x77	VAR2SUM_X	gain configured by IA_SHUNT or IB_SHUNT). LSB = 1.67380 *10 ⁻¹³ $VMAX$ * $IMAX / In_8$ Wh.

WxSUM_X is the Wh value accumulated for element 'X' in the last accumulation interval and can be computed based on the specified LSB value.

For example with VMAX = 600V and IMAX = 52A, LSB (for WxSUM X) is 0.005222 μWh.

4.4.7.2 Instantaneous Energy Measurement Variables

The Frequency measurement is computed using the Frequency locked loop for the selected phase.

IxSQSUM_X and *VxSQSUM* are the squared current and voltage samples acquired during the last accumulation interval. *INSQSUM_X* can be used for computing the neutral current.

CE Address	Name	Description
0x72	FREQ_X	Fundamental frequency. LSB $\equiv \frac{F_s}{2^{32}} \approx 0.587 \cdot 10^{-6} \text{Hz}$
0x78	IISQSUM_X	The sum of squared current samples from each element.
0x79	I2SQSUM_X	LSB = $4.1845*10^{-14} IMAX^2 A^2 h$
0x7A	V1SQSUM_X	The sum of squared voltage samples from each element.
0x7B	$V2SQSUM_X$	LSB= 6.6952 * 10 ⁻¹³ <i>VMAX</i> ² V ² h
0x7C	V3SQSUM_X	The sum of squared voltage difference samples (V1-V2) between the elements.
		LSB= 6.6952 * 10 ⁻¹³ <i>VMAX</i> ² V ² h
0x18	WSUM_ACCUM	This is the roll-over accumulator for WPULSE.

The RMS values can be computed by the MPU from the squared current and voltage samples as follows:

$$Ix_{RMS} = \sqrt{\frac{IxSQSUM \cdot LSB \cdot 3600 \cdot F_{S}}{N_{ACC}}} \qquad Vx_{RMS} = \sqrt{\frac{VxSQSUM \cdot LSB \cdot 3600 \cdot F_{S}}{N_{ACC}}}$$

4.4.7.3 Other Measurement Parameters

MAINEDGE_X is useful for implementing a real-time clock based on the input AC signal. *MAINEDGE_X* is the number of half-cycles accounted for in the last accumulated interval for the AC signal.

TEMP_RAW may be used by the MPU to monitor chip temperature or to implement temperature compensation.

CE Address	Name	Default	Description
0x73	73 <i>MAINEDGE_X</i> N/A		The number of zero crossings of the selected voltage in the previous accumulation interval. Zero crossings are either direction and are debounced.
0x71	TEMP_RAW_X	N/A	Filtered, unscaled reading from the temperature sensor.
0x19	GAIN_ADJ	16384	Scales all voltage and current inputs. 16384 provides unity gain.
0x11	SAG_THR	313000	The threshold for sag warnings. The default value is equivalent to 80V RMS if $VMAX = 600V$. The LSB value is $VMAX * 4.255*10^{-7}V$ (peak).

GAIN_ADJ is a scaling factor for measurements based on the temperature. *GAIN_ADJ* is controlled by the MPU for temperature compensation.

4.4.7.4 Pulse Generation

CE Address	Name	Default	Description
0x0F	WRATE	486	Kh = $VMAX *IMAX * 47.1132 / (WRATE * N_{ACC} * X)$ Wh/pulse. The default value results in a Kh of 3.2 Wh/pulse when 2520 samples are taken in each accumulation interval (and $VMAX=600$, $IMAX=52$, $X=6$). The maximum value for $WRATE$ is $2^{15}-1$.

WRATE controls the number of pulses that are generated per measured Wh and VARh quantities. The lower WRATE is the slower the pulse rate for measured energy quantity. The measurement constant Kh is derived from WRATE as the amount of energy measured for each pulse. That is, if Kh = 1Wh/pulse, a power applied to the measurement unit of 120 V and 30 A results in one pulse per second. If the load is 240 V at 150 A, ten pulses per second will be generated.

The maximum pulse rate is 7.5 kHz.

The maximum time jitter is $67 \mu s$ and is independent of the number of pulses measured. Thus, if the pulse generator is monitored for 1 second, the peak jitter is 67 ppm. After 10 seconds, the peak jitter is 6.7 ppm.

The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it will simply output at its maximum rate without exhibiting any rollover characteristics. The actual pulse rate, using *WSUM* as an example, is:

$$RATE = \frac{WRATE \cdot WSUM \cdot F_s \cdot X}{2^{46}} Hz,$$

where F_S = sampling frequency (2520.6 Hz), X = Pulse speed factor.

4.4.7.5 CE Calibration Parameters

The table below lists the parameters that are typically entered to effect calibration of measurement accuracy.

CE Address	Name	Default	Description			
80x0	CAL_IA	16384	These constants control the gain of their respective channels.			
0x09	CAL_IB	16384	The nominal value for each parameters is 2^{14} = 16384. The gain of each channel is directly proportional to its CAL			
0x0A	CAL_VA	16384	parameter. Thus, if the gain of a channel is 1% slow, CAL			
0x0B	CAL_VB	16384	should be scaled by $1/(1 - 0.01)$.			
0x0C	PHADJ_A	0	These two constants control the CT phase compensation. No compensation occurs when $PHADJ_X = 0$. As $PHADJ_X$ is increased, more compensation (lag) is introduced. Range: $\pm 2^{15} - 1$. If it is desired to delay the current by the angle Φ :			
0x0D	PHADJ_B	0	$PHADJ_X = 2^{20} \frac{0.02229 \cdot TAN\Phi}{0.1487 - 0.0131 \cdot TAN\Phi}$ at 60 Hz $PHADJ_X = 2^{20} \frac{0.0155 \cdot TAN\Phi}{0.1241 - 0.009695 \cdot TAN\Phi}$ at 50 Hz			

4.4.7.6 Other CE Parameters

The table below shows CE parameters used for suppression of noise due to scaling and truncation effects.

CE Address	Name	Default	Description
0x12	QUANTA	0	This parameter is added to the Watt calculation for element 1 to compensate for input noise and truncation. LSB = VMAX * IMAX * 1.8541*10 ⁻¹⁰ W
0x13	QUANTB	0	This parameter is added to the Watt calculation for element 2 to compensate for input noise and truncation. Same LSB as <i>QUANTA</i> .
0x14	QUANT_VARA	0	This parameter is added to the VAR calculation for element 1 to compensate for input noise and truncation. LSB = VMAX * IMAX * 1.8541*10 ⁻¹⁰ W
0x15	QUANT_VARB	0	This parameter is added to the VAR calculation for element 2 to compensate for input noise and truncation. Same LSB as for <i>QUANT_VARA</i> .
0x16	QUANT_IA	0	This parameter is added to compensate for input noise and truncation in the squaring calculations for I^2 . <i>QUANT_IA</i> affects only <i>IISQSUM</i> . LSB = $IMAX^2 * 4.6351 * 10^{-11} A^2$
		This parameter is added to compensate for input noise and	
0x17	QUANT_IB	0	truncation in the squaring calculations for I^2 . <i>QUANT_IB</i> affects only <i>I2SQSUM</i> .
			Same LSB as for QUANT_IA.

5 Electrical Specifications

5.1 Absolute Maximum Ratings

Supplies and Ground Pins:	
V3P3SYS, V3P3A	-0.5 V to 4.6 V
VBAT	-0.5 V to 4.6 V
GNDD	-0.5 V to +0.5 V
Analog Output Pins:	
V3P3D	-10 mA to 10 mA, -0.5 V to 4.6 V
VREF	-10 mA to +10 mA, -0.5 V to V3P3A+0.5 V
V2P5	-10 mA to +10 mA, -0.5 V to 3.0 V
Analog Input Pins:	
IA, VA, IB, VB, V1	-10 mA to +10 mA -0.5 V to V3P3A+0.5 V
XIN, XOUT	-10 mA to +10 mA -0.5 V to 3.0 V
All Other Pins:	
Configured as SEG or COM drivers	-1 mA to +1 mA, -0.5 to V3P3D+0.5
Configured as Digital Inputs	-10 mA to +10 mA, -0.5 to 6 V
Configured as Digital Outputs	-15mA to +15mA, -0.5V to V3P3D+0.5V
All other pins	-0.5V to V3P3D+0.5V
Operating junction temperature (peak, 100 ms)	140 °C
Operating junction temperature (continuous)	125 °C
Storage temperature	-45 °C to +165 °C
Solder temperature – 10 second duration	250 °C
ESD stress on all pins	4 kV

Stresses beyond Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GNDA.

5.2 Recommended External Components

Name	From	То	Function	Value	Unit
C1	V3P3A	AGND	Bypass capacitor for 3.3V supply	≥0.1±20%	μF
C2	V3P3D	DGND	Bypass capacitor for 3.3V output	0.1±20%	μF
CSYS	V3P3SYS	DGND	Bypass capacitor for V3P3SYS	≥1.0±30%	μF
C2P5	V2P5	DGND	Bypass capacitor for V2P5	0.1±20%	μF
XTAL	XIN	XOUT	32.768 kHz crystal – electrically similar to ECS .327-12.5-17X or Vishay XT26T, load capacitance 12.5 pF	32.768	kHz
CXS [†]	XIN	AGND	Load capacitor for crystal (exact value	27±10%	pF
CXL [†]	XOUT	AGND	depends on crystal specifications and parasitic capacitance of board).	27±10%	pF

[†] Depending on trace capacitance, higher or lower values for CXS and CXL must be used. Capacitance from XIN to GNDD and XOUT to GNDD (combining pin, trace and crystal capacitance) should be 35 pF to 37 pF.

5.3 Recommended Operating Conditions

Parameter	Condition	Min	Тур	Max	Unit
3.3V Supply Voltage (V3P3SYS,	Normal Operation	3.0	3.3	3.6	V
V3P3A) V3P3A and V3P3SYS must be at the same voltage	Battery Backup	0		3.6	V
	No Battery	Exte	ernally C	onnect to V3P3S	SYS
VBAT	Battery Backup BRN and LCD modes SLEEP mode	3.0 2.0		3.8 3.8	V V
Operating Temperature		-40		+85	٥C
Maximum input voltage on DIO/SEG	MISSION mode			V3P3SYS+0.3	V
pins configured as DIO input. *	BROWNOUT mode LCD mode			VBAT+0.3 VBAT+0.3	V V

^{*}Exceeding this limit will distort the LCD waveforms on other pins.

5.4 Performance Specifications

5.4.1 Input Logic Levels

Parameter	Condition	Min	Тур	Max	Unit
Digital high-level input voltage [†] , V _{IH}		2			V
Digital low-level input voltage [†] , V _{IL}				0.8	V
Input pull-up current, IIL E_RXTX, E_RST, CKTEST Other digital inputs	VIN=0V, ICE_E=1	10 10 -1	0	100 100 1	μΑ μΑ μΑ
Input pull down current, Іін ICE_E Other digital inputs	VIN=V3P3D	10 -1	0	100 1	μA μA

[†]In battery powered modes, digital inputs should be below 0.3 V or above 2.5 V to minimize battery current.

5.4.2 Output Logic Levels

Parameter	Condition	Min	Тур	Max	Unit
Digital high level output voltage V	I _{LOAD} = 1 mA	V3P3D -0.4			V
Digital high-level output voltage V _{OH}	I _{LOAD} = 15 mA	V3P3D -0.6			V
Digital law layed output valtage V	I _{LOAD} = 1 mA	0		0.4	V
Digital low-level output voltage V _{OL}	$I_{LOAD} = 15 \text{ mA}$			0.8	V
TX1 VOH (V3P3D-TX1)	ISOURCE=1 mA			0.4	V
TX1 Vol	ISINK=20 mA			0.7	V

5.4.3 Power-Fault Comparator

Parameter	Condition	Min	Тур	Max	Unit
Offset Voltage V1-VBIAS		-20		+15	mV
Hysteresis Current V1	Vin = VBIAS - 100 mV	0.8		1.2	μА
Response Time V1	±100 mV overdrive	2	5	10	μs
WDT Disable Threshold (V1-V3P3A)		-400		-10	mV

5.4.4 Battery Monitor

BME=1

Parameter	Condition	Min	Тур	Max	Unit
Load Resistor		27	45	63	kΩ
LSB Value - does not include the 9-bit left shift at CE input.	FIR_LEN=0 FIR_LEN=1	-6.0 -2.6	-5.4 -2.3	-4.9 -2.0	μV μV
Offset Error		-200	-72	+100	mV

5.4.5

Supply Current

Parameter	Condition	Min	Тур	Max	Unit
V3P3A + V3P3SYS current	Normal Operation, V3P3A=V3P3SYS=3.3V		6.1	7.7	mA
VBAT current	-MPU_DIV[1:0]=3 (614 kHz) CKOUT_E[1:0]=00, CE_EN=1, RTM_E=0, ECK_DIS=1, ADC_E=1, ICE_E=0	-300		+300	nA
V3P3A + V3P3SYS current vs. MPU clock frequency	Same conditions as above		0.5		mA/ MHz
V3P3A + V3P3SYS current, Write Flash	Normal Operation as above, except write Flash at maximum rate, <i>CE_E</i> =0, <i>ADC_E</i> =0		9.1	10	mA
VBAT current [†]	VBAT=3.6V BROWNOUT mode, <25°C BROWNOUT mode, <>5°C LCD Mode, 25 °C LCD mode, over temperature SLEEP Mode, 25 °C		48 65 5.7 2.9	120 150 8.5 15 5.0	ን 5 5 5 5 5 5 5
	Sleep mode, over temperature			10	μ A

[†]Current into V3P3A and V3P3SYS pins is not zero if voltage is applied at these pins in brownout, LCD or sleep modes.

5.4.6 V3P3D Switch

Parameter	Condition	Min	Тур	Max	Unit
On resistance – V3P3SYS to V3P3D	I _{V3P3D} ≤ 1 mA			10	Ω
On resistance – VBAT to V3P3D	I _{V3P3D} ≤ 1 mA			40	Ω

5.4.7 2.5V Voltage Regulator

Unless otherwise specified, load = 5 mA

Parameter	Condition	Min	Тур	Max	Unit
Voltage overhead V3P3-V2P5	Reduce V3P3 until V2P5 drops 200 mV			440	mV
PSSR ΔV2P5/ΔV3P3	RESET=0, iload=0	-3		+3	mV/V

5.4.8 Low Power Voltage Regulator

Unless otherwise specified, V3P3SYS=V3P3A=0

Parameter	Condition	Min	Тур	Max	Unit
V2P5	ILOAD=0	2.0	2.5	2.7	V
V2P5 load regulation	ILOAD=0 mA to 1 mA			30	mV
VBAT voltage requirement	ILOAD=1 mA, Reduce VBAT until REG_LP_OK=0			3.0	V

PSRR Δ V2P5 /Δ VBAT	ILOAD=0	-50	50 mV/V
-----------------------------------	---------	-----	---------

5.4.9 Crystal Oscillator

Parameter	Condition	Min	Тур	Max	Unit
Maximum Output Power to Crystal	Crystal connected			1	μW
XIN to XOUT Capacitance				3	рF
Capacitance to DGND XIN XOUT				5 5	pF pF

5.4.10 VREF, VBIAS

Unless otherwise specified, VREF_DIS=0

Parameter	Condition	Min	Тур	Max	Unit
VREF output voltage, VNOM(25)	Ta = 22°C	1.193	1.195	1.197	V
VREF chop step				50	mV
VREF output impedance	$VREF_CAL = 1$, ILOAD = 10 μ A, -10 μ A			2.5	kΩ
VNOM definition ^A	VNOM(T) = VREF(22) + (7)	T-22)TC1+	V		
VREF temperature coefficients TC1 TC2			+7.0 -0.341		μV/ºC μV/°C²
VREF aging			±25		ppm/ year
$\frac{\textit{VREF(T)} \text{ deviation from VNOM(T)}}{\textit{VREF(T)} - \textit{VNOM}(T)} \frac{10^6}{62}$	$Ta = -40^{\circ}C \text{ to } +85^{\circ}C$	-40		+40	ppm/º C
VBIAS voltage	Ta = 25 °C Ta = -40 °C to 85 °C	(-1%) (-4%)	1.6 1.6	(+1%) (+4%)	V V

^AThis relationship describes the nominal behavior of VREF at different temperatures.

5.4.11 LCD Drivers

Applies to all COM and SEG pins.

Parameter	Condition	Min	Тур	Max	Unit
VLC2 Max Voltage	With respect to VLCD	-0.1		0+.1	V
VLC1 Voltage, ½ bias ½ bias	With respect to 2*VLC2/3 With respect to VLC2/2	-4 -3		0 +2	% %
VLC0 Voltage, ½ bias ½ bias	With respect to VLC2/3 With respect to VLC2/2	-3 -3		+2 +2	% %

VLCD is V3P3SYS in MISSION mode and VBAT in BROWNOUT and LCD modes.

5.4.12

ADC Converter, V3P3A Referenced

FIR_LEN=0, VREF_DIS=0, LSB values do not include the 9-bit left shift at CE input.

Parameter	Condition	Min	Тур	Max	Unit
Recommended Input Range (Vin-V3P3A)		-250		250	mV peak
Voltage to Current Crosstalk: $\frac{10^6 * Vcrosstalk}{Vin} \cos(\angle Vin - \angle Vcrosstalk)$	Vin = 200 mV peak, 65 Hz, on VA Vcrosstalk = largest	-10		10	μV/V
Vin	measurement on IA or IB				
THD (First 10 harmonics) 250 mV-pk 20 mV-pk	Vin=65 Hz, 64 kpts FFT, Blackman- Harris window			-75 -90	dB dB
Input Impedance	Vin=65 Hz	40		90	kΩ
Temperature coefficient of Input Impedance	Vin=65 Hz		1.7		Ω/°C
LSB size	FIR_LEN=0 FIR_LEN=1		357 151		nV/LSB
Digital Full Scale	FIR_LEN=0 FIR_LEN=1		<u>+</u> 884736 <u>+</u> 209715 2		LSB
ADC Gain Error vs %Power Supply Variation $\frac{10^6 \Delta Nout_{PK} 357 nV / V_{IN}}{100 \Delta V 3P3A/3.3}$	Vin=200 mV pk, 65 Hz V3P3A=3.0V, 3.6V			50	ppm/ %
Input Offset (Vin-V3P3A)		-10		10	mV

5.4.13 UART1 Interface

Parameter	Condition	Min	Тур	Max	Unit
ТХ1 Voн (V3P3D-ТХ1)	ISOURCE=1 mA			0.4	V
TX1 VOL	ISINK=20 mA			0.7	V

5.4.14 Temperature Sensor

Parameter	Condition	Min	Тур	Max	Unit
Nominal Sensitivity (S _n) [†]	Ta=25°C, Ta=75°C, FIR LEN = 1		-2180		LSB/ºC
Nominal (N _n) ^{††}	Nominal relationship: $N(T) = S_n^*(T-T_n) + N_n$		1.0		10 ⁶ LSB
Temperature Error [†] $ERR = T - \left(\frac{(N(T) - N_n)}{S_n} + T_n\right)$	TA = -40°C to +85°C Tn = 25°C	-10		+10	°C

 $^{^{\}dagger}$ LSB values do not include the 9-bit left shift at CE input. †† N_n is measured at T_n during calibration and is stored in MPU or CE for use in temperature calculations.

5.5 Timing Specifications

5.5.1 RAM and Flash Memory

Parameter	Condition	Min	Тур	Max	Unit
	CKMPU = 4.9152 MHz	5			Cycles
CE DRAM wait states	CKMPU = 1.25 MHz	2			Cycles
	CKMPU = 614 kHz	1			Cycles
Flash Read Pulse Width	V3P3A=V3P3SYS=0	30		100	ns
Flasii Read Fuise Widtii	BROWNOUT MODE	30			
Flash write cycles	-40 °C to +85 °C	20,000			Cycles
Flash data retention	25 °C	100			Years
Flash data retention	85 °C	10			Years
Flash byte writes between page or mass erase operations				2	Cycles

5.5.2 Flash Memory Timing

Parameter	Condition	Min	Тур	Max	Unit
Write Time per Byte				42	μs
Page Erase (512 bytes)				20	ms
Mass Erase				200	ms

5.5.3 EEPROM Interface

Parameter	Condition	Min	Тур	Max	Unit
W. C. J. C. W.	CKMPU=4.9152 MHz, Using interrupts		78		kHz
Write Clock frequency (I ² C)	CKMPU=4.9152 MHz, "bit-banging" DIO4/5		150		kHz
Write Clock frequency (3-wire)	CKMPU=4.9152 MHz		500		kHz

5.5.4 RESET and V1

Parameter	Condition	Min	Тур	Max	Unit
Reset pulse fall time				1	μS
Reset pulse width		5			μS
V1 Response Time	±100 mv overdrive	10	37	100	μS

5.5.5 RTC

Parameter	Condition	Min	Тур	Max	Unit
Range for date		2000		2255	year

5.5.6 Typical Performance Data





Figure 39: Wh Accuracy, 20 mA to 20 A at 120 V/60 Hz and Room Temperature Using a 4 m Ω Current Shunt



Measured at current distortion amplitude of 40% and voltage distortion amplitude of 10%.

Figure 40: Measurement Accuracy over Harmonics at 240 V, 30A per IEC62053-2x

Relative Accuracy over Temperature




Figure 41: Typical Measurement Accuracy over Temperature Relative to 25°C

6 Packaging

6.1 64 LQFP Package

6.1.1 Pinout





Figure 42: 64-Pin LQFP Pinout


6.1.2 Package Outline (LQFP 64)





NOTE: Controlling dimensions are in mm.

6.1.3 Recommended PCB Land Pattern for the LQFP-64 Package



Recommended PCB Land Pattern Dimensions

Symbol	Description	Typical Dimension
е	Lead pitch	0.5 mm
х	Pad width	0.25 mm
у	Pad length. See Note.	2.0 mm
А		7.75 mm
G		9.0 mm

Note: The y dimension has been elongated to allow for hand soldering and reworking. Production assembly may allow this dimension to be reduced as long as the G dimension is maintained.

6.2 68-Pin QFN Package

6.2.1 Pinout





Figure 43: 68-Pin QFN Pinout

6.2.2 Package Outline




Dimensions (in mm):

*) Pin length is nominally 0.4mm (min. 0.3 mm, max 0.4 mm).

**) Exposed pad is internally connected to GNDD.

6.2.3 Recommended PCB Land Pattern for the QFN-68 Package



Recommended PCB Land Pattern Dimensions

Symbol	Description	Typical Dimension
е	Lead pitch	0.4 mm
х	Pad width	0.23 mm
у	Pad length. See Note 3.	0.8 mm
d	See Note 1.	6.3 mm
А		6.63 mm
G		7.2 mm

Note 1: Do not place unmasked vias in region denoted by dimension d.

Note 2: Soldering of bottom internal pad is not required for proper operation.

Note 3: The y dimension has been elongated to allow for hand soldering and reworking. Production assembly may allow this dimension to be reduced as long as the G dimension is maintained.

7 Pin Descriptions

7.1 Power/Ground Pins

Name	Туре	Circuit	Description
GNDA	Р	_	Analog ground: This pin should be connected directly to the ground plane.
GNDD	Р	_	Digital ground: This pin should be connected directly to the ground plane.
V3P3A	Р	_	Analog power supply: A 3.3V power supply should be connected to this pin, must be the same voltage as V3P3SYS.
V3P3SYS	Р	_	System 3.3 V supply. This pin should be connected to a 3.3 V power supply.
V3P3D	0	13	Auxiliary voltage output of the chip, controlled by the internal 3.3 V selection switch. In mission mode, this pin is internally connected to V3P3SYS. In BROWNOUT mode, it is internally connected to VBAT. This pin is floating in LCD and sleep mode.
VBAT	Р	12	Battery backup power supply. A battery or super-capacitor is to be connected between VBAT and GNDD. If no battery is used, connect VBAT to V3P3SYS.
V2P5	0	10	Output of the internal 2.5 V regulator. A 0.1 μF capacitor to GNDA should be connected to this pin.

7.2 Analog Pins

Name	Туре	Circuit	Description
IA, IB	ı	6	Line Current Sense Inputs: These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of current sensors. Unused pins must be connected to V3P3A.
VA, VB	I	6	Line Voltage Sense Inputs: These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of resistor dividers. Unused pins must be connected to V3P3A or tied to the voltage sense input that is in use.
V1	I	7	Comparator Input: This pin is a voltage input to the internal power-fail comparator. The input voltage is compared to the internal BIAS voltage (1.6 V). If the input voltage is above VBIAS, the comparator output will be high (1). If the comparator output is lower, a voltage fault will occur and the chip will be forced to battery mode.
VREF	0	9	Voltage Reference for the ADC. This pin is normally disabled by setting the $\it VREF_CAL$ bit in the I/O RAM and can then be left unconnected. If enabled, a 0.1 μF capacitor to GNDA should be connected.
XIN XOUT	ı	8	Crystal Inputs: A 32 kHz crystal should be connected across these pins. Typically, a 27 pF capacitor is also connected from each pin to GNDA. It is important to minimize the capacitance between these pins. See the crystal manufacturer datasheet for details.



Pin types: P = Power, O = Output, I = Input, I/O = Input/Output
The circuit number denotes the equivalent circuit, as specified under "I/O Equivalent Circuits".

7.3 Digital Pins

Name	Туре	Circuit	Description
COM3, COM2, COM1, COM0	0	5	LCD common outputs: These four pins provide the select signals for the LCD display.
SEG0SEG18	0	5	Dedicated LCD segment output pins. SEG 14 and SEG15 are only available on the 68-pin package.
SEG24/DIO4 SEG31/DIO11	I/O	3, 4, 5	Multi-use pins, configurable as either LCD SEG driver or DIO. (DIO4 = SCK, DIO5 = SDA when configured as EEPROM interface, WPULSE = DIO6, VARPULSE = DIO7 when configured as pulse outputs). If unused, these pins must be configured as DIOs and set to outputs by the firmware.
SEG34/DIO14 SEG37/DIO17, SEG39/DIO19, SEG40/DIO20	I/O	3, 4, 5	Multi-use pins, configurable as either LCD SEG driver or DIO. If unused, these pins must be configured as DIOs and set to outputs by the firmware.
SEG41/DIO21	I/O	3, 4, 5	Multi-use pins, configurable as LCD driver or DIO (QFN 68 package only). If unused, this pin must be configured as a DIO and set to an output by the firmware.
E_RXTX/SEG38 E_RST/SEG32	I/O	1, 4, 5	Multi-use pins, configurable as either emulator port pins (when ICE_E pulled high) or LCD SEG drivers (when ICE_E tied to GND).
E_TCLK/SEG33	0	4, 5	g.,,
ICE_E	1	2	ICE enable. When zero, E_RST, E_TCLK, and E_RXTX become SEG32, SEG33, and SEG38 respectively. For production units, this pin should be pulled to GND to disable the emulator port. This pin should be brought out to the programming interface in order to create a way for reprogramming parts that have the SECURE bit set.
CKTEST/SEG19	0	4, 5	Multi-use pin, configurable as either Clock PLL output or LCD segment driver. Can be enabled and disabled by CKOUT_E[1:0].
TMUXOUT	0	4	Digital output test multiplexer. Controlled by TMUX[4:0].
RX1/DIO1	I/O	3, 4, 7	Multi-use pin, configurable as UART1 Input or general DIO. When configured as RX1, this pin can optionally receive a signal from an external photo-detector used in an IR serial interface. If unused, this pin must be terminated to V3P3D or GNDD, or configured as a DIO and set to an output by the firmware.
TX1/DIO2	I/O	3, 4	Multi-use pin, configurable as a transmit output from UART1 (or optionally an Optical LED Transmit Output), WPULSE, RPULSE, or general DIO. When configured as TX1, this pin is capable of directly driving an LED for transmitting data in an IR serial interface. If unused, this pin must be left open, or configured as a DIO and set to an output by the firmware.
DIO3	I/O	3, 4	DIO pin (QFN 68 package only)
RESET	I	3	This input pin resets the chip into a known state. For normal operation, this pin is connected to GNDD. To reset the chip, this pin should be pulled high. No external reset circuitry is necessary. Direct connect to ground in normal operation.
RX0	I	3	UART input. If unused, this pin must be terminated to V3P3D or GNDD.
TX0	0	4	UART output.
TEST	I	7	Enables Production Test. Must be grounded in normal operation.




Pin types: P = Power, O = Output, I = Input, I/O = Input/OutputThe circuit number denotes the equivalent circuit, as specified on the following page.

8 I/O Equivalent Circuits

Digital Output Equivalent Circuit

Type 4: Standard Digital Output or

pin configured as DIO Output



108 Rev. 1.2

Oscillator Equivalent Circuit

Type 8: Oscillator I/O V3P3D Equivalent Circuit

Type 13:

9 Ordering Information

Part	Part Description (Package, accuracy)	Flash Memory Size	Packaging	Ordering Number	Package Marking
78M6612	64-pin LQFP, 0.5%	32KB	Bulk	78M6612-IGT/F	78M6612-IGT
78M6612	64-pin LQFP, 0.5%	32KB	Tape & Reel	78M6612-IGTR/F	78M6612-IGT
78M6612	64-pin LQFP, 0.5%	32KB	Programmed, Bulk	78M6612-IGT/F/P	78M6612-IGT
78M6612	64-pin LQFP, 0.5%	32KB	Programmed, Tape & Reel	78M6612-IGTR/F/P	78M6612-IGT
78M6612	68-pin QFN, 0.5%	32KB	Bulk	78M6612-IM/F	78M6612-IM
78M6612	68-pin QFN, 0.5%	32KB	Tape & Reel	78M6612-IMR/F	78M6612-IM
78M6612	68-pin QFN, 0.5%	32KB	Programmed, Bulk	78M6612-IM/F/P	78M6612-IM
78M6612	68-pin QFN, 0.5%	32KB	Programmed, Tape & Reel	78M6612-IMR/F/P	78M6612-IM

10 Related Documentation

The following documents applicable to the 78M6612 are available from Teridian Semiconductor Corporation:

78M6612 OMU Demo Unit User's Manual

78M6612_OMU Firmware Description Document

78M6612_ACPMON Demo Board User Manual

78M6612_ACPMON Firmware Description Document

78M6612 Firmware Developer's Manual

11 Contact Information

For more information about Teridian Semiconductor products or to check the availability of the 78M6612, contact us at:

6440 Oak Canyon Road Suite 100 Irvine, CA 92618-5201

Telephone: (714) 508-8800 FAX: (714) 508-8878

Email: omu.support@teridian.com

For a complete list of worldwide sales offices, go to http://www.teridian.com.

Revision History

Revision	Date	Description		
1.0	4/1/2009	First publication.		
1.1	5/6/2009	Replaced Figure 39 with improved performance data. Miscellaneous editorial corrections.		
1.2	6/11/2009	In Section 4.4.1, changed "CE6612_OMU_S2_A01_V1_0" to "CE6612_OMU_S2_A01_V1_2".		
		In Section 4.4.6, changed "IO_SHUNT" to "II_SHUNT" and "II_SHUNT" to "I2_SHUNT". Also changed "WOSUM_X" to "WISUM_X" and "WISUM_X" to "W2SUM_X".		
		In Section 4.4.7.1, changed "WOSUM_X" to "WISUM_X" and "WISUM_X" to "W2SUM_X". Also changed "VAROSUM_X" to "VARISUM_X" and "VARISUM_X" to "VAR2SUM_X".		
		In Section 4.4.7.2, changed "IOSQSUM_X" to "IISQSUM_X" and "IISQSUM_X" to "I2SQSUM_X". Changed the CE Address of WSUM_ACCUM from "0x7D" to "0x1B". Added CE Address 0x7C, V3SQSUM_X. Deleted CE Address 0x7E, VSUM_ACCUM.		
		In Section 4.4.7.3, changed the CE Address for <i>GAIN_ADJ</i> from 0x18 to 0x19.		
		In Section 4.4.7.6, changed "element 0" to "element 1" and "element 1" to "element 2". Changed "element A" to "element 1" and "element B" to "element 2". Also changed "IOSQSUM" to "IISQSUM" and "IISQSUM" to "I2SQSUM".		
		In Figure 43, changed pin 65 from "PB" to "GNDD".		
		In Section 7.3, changed "CKOUT_EN" to "CKOUT_E[1:0]".		

© 2009 Teridian Semiconductor Corporation. All rights reserved.

Teridian Semiconductor Corporation is a registered trademark of Teridian Semiconductor Corporation. Simplifying System Integration is a trademark of Teridian Semiconductor Corporation. MicroDAA is a registered trademark of Teridian Semiconductor Corporation.

All other trademarks are the property of their respective owners.

Teridian Semiconductor Corporation makes no warranty for the use of its products, other than expressly contained in the Company's warranty detailed in the Teridian Semiconductor Corporation standard Terms and Conditions. The company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice and does not make any commitment to update the information contained herein. Accordingly, the reader is cautioned to verify that this document is current by comparing it to the latest version on http://www.teridian.com or by checking with your sales representative.

Teridian Semiconductor Corp., 6440 Oak Canyon, Suite 100, Irvine, CA 92618 TEL (714) 508-8800, FAX (714) 508-8877, http://www.teridian.com