FUJITSU MICROELECTRONICS
DATA SHEET

DS07-13734-7E

16-bit Microcontroller

CMOS

F²MC-16LX MB90330A Series

MB90333A/F334A/F335A/V330A

■ DESCRIPTION

The MB90330A series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
- The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
- Clock for USB is 48 MHz
- Machine clock frequency of 6 MHz, 12 MHz, or 24 MHz selectable
- Minimum execution time of instruction : 41.7 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating V_{CC} = 3.3 V).

The maximum memory space : 16 Mbytes

24-bit addressing

(Continued)

For the information for microcontroller supports, see the following web site.
This web site includes the **"Customer Design Review Supplement"** which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/

Copyright©2004-2009 FUJITSU MICROELECTRONICS LIMITED All rights reserved
2009.9

(Continued)

Bank addressing

Instruction system
- Data types : Bit, Byte, Word and Long word
- Addressing mode (23 types)
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

Instruction system compatible with high-level language (C language) and multi-task
- Employing system stack pointer
- Instruction set symmetry and barrel shift instructions

Program Patch Function (2 address pointer)

4-byte instruction queue

Interrupt function
- Priority levels are programmable
- 32 interrupts function

Data transfer function
- Extended intelligent I/O service function (EI^{2}OS) : Maximum of 16 channels
- DMAC : Maximum 16 channels

Low Power Consumption Mode
- Sleep mode (with the CPU operating clock stopped)
- Time-base timer mode (with the oscillator clock and time-base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
- Watch mode (with 32 kHz oscillator clock and watch timer operating)

Package
- LQFP-120P (FPT-120P-M24 : 0.40 mm pin pitch)
- LQFP-120P (FPT-120P-M21 : 0.50 mm pin pitch)

Process : CMOS technology

Operation guaranteed temperature : 40 °C to + 85 °C (0 °C to + 70 °C when USB is in use)

■ PRODUCT LINEUP

Part number	MB90V330A	MB90F334A	MB90F335A	MB90333A
Type	For evaluation	Built-in Flash memory	Built-in Flash memory	Built-in MASK ROM
ROM capacity	No	384 Kbytes	512 Kbytes	256 Kbytes
RAM capacity	28 Kbytes	24 Kbytes	30 Kbytes	16 Kbytes
Emulator-specific power supply *	Yes			
CPU functions	Number of basic instructions : 351 instructions Minimum instruction execution time : 41.7 ns/at oscillation of 6 MHz (When 4 times are used : Machine clock of 24 MHz) Addressing type : 23 types Program Patch Function : For 2 address pointers Maximum memory space : 16 Mbytes			
Ports	I/O Ports (CMOS) 94 ports			
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable It can also be used for I/O serial Built-in special baud-rate generator Built-in 4 channels			
16-bit reload timer	16-bit reload timer operation Built-in 3 channels			
Multi-functional timer	16-bit free run timer 1 channel Output compare 4 channels Input capture 4 channels 8/16-bit PPG timer (8-bit mode 6 channels, 16-bit mode 3 channels) 16-bit PWC timer 1 channel			
8/10-bit A/D converter	16 channels (input multiplex) 8-bit resolution or 10-bit resolution can be set. Conversion time : 7.16 s at minimum (24 MHz machine clock at maximum)			
DTP/External interrupt	8 channels Interrupt factor : “L” “H” edge/“H” “L” edge/“L” level/“H” level selectable			
I^2C	3 channels			
Extended I/O serial interface	1 channel			
USB	1 channel USB function (correspond to USB Full Speed) USB HOST function			
External bus interface	For multi-bus/non-multi-bus			
Withstand voltage of 5 V	16 ports (excluding UTEST and I/O for I^2C)			
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Stop mode/CPU intermittent mode/ Watch mode			
Process	CMOS			
Operating voltage	3.3 V ± 0.3 V (at maximum machine clock 24 MHz)			

* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PACKAGES AND PRODUCT MODELS

Package	MB90333A	MB90F334A	MB90F335A	MB90V330A
FPT-120P-M24 (LQFP-0.40 mm)	○	○	○	
FPT-120P-M21 (LQFP-0.50 mm)	○	○	○	
PGA-299C-A01 (PGA)				○

○ : Yes : No

Note : For detailed information on each package, refer to “■ PACKAGE DIMENSIONS”.

■ PIN ASSIGNMENT

(TOP VIEW)



(FPT-120P-M24 / FPT-120P-M21)

Pin no.	Pin name	I/O Circuit type*	Function
23	P62	C	General purpose input/output ports. (Withstand voltage of 5 V)
	INT2		Function as an external interrupt ch.2 input pin.
	SIN		Extended I/O serial interface data input pin.
24	P63	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT3		Function as an external interrupt ch.3 input pin.
	SOT		Extended I/O serial interface data output pin.
25	P64	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT4		Function as an external interrupt ch.4 input pin.
	SCK		Extended I/O serial interface clock input/output pin.
26	P65	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT5		Function as an external interrupt ch.5 input pin.
	PWC		Function as the PWC input pin.
27	P66	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT6		Function as an external interrupt ch.6 input pin.
	SCL0		Function as the ch.0 clock I/O pin for the I^2C interface. Set port output to High-Z during I^2C interface operations.
28	P67	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT7		Function as an external interrupt ch.7 input pin.
	SDA0		Function as the ch.0 data I/O pin for the I^2C interface. Set port output to High-Z during I^2C interface operations.
39 to 46	P70 to P77	I	General purpose input/output port.
	AN0 to AN7		Function as input pins for analog ch.0 to ch.7.
48 to 55	P80 to P87	I	General purpose input/output port.
	AN8 to AN15		Function as input pins for analog ch.8 to ch.15.
29	P90	D	General purpose input/output port.
	SIN2		Function as a data input pin for UART ch.2.
30	P91	D	General purpose input/output port.
	SOT2		Function as a data output pin for UART ch.2.
31	P92	D	General purpose input/output port.
	SCK2		Function as a clock I/O pin for UART ch.2.
32	P93	D	General purpose input/output port.
	SIN3		Function as a data input pin for UART ch.3.
33	P94	D	General purpose input/output port.
	SOT3		Function as a data output pin for UART ch.3.
34	P95	D	General purpose input/output port.
	SCK3		Function as a clock I/O pin for UART ch.3.
35	P96	C	General purpose input/output port. (Withstand voltage of 5 V)
	ADTG		Function as the external trigger input pin when the A/D converter is being used.
	FRCK		Function as the external clock input pin when the free-run timer is being used.

(Continued)

(Continued)

Pin no.	Pin name	I/O Circuit type*	Function
56 to 59	PA0 to PA3	C	General purpose input/output port. (Withstand voltage of 5 V)
	IN0 to IN3		Function as the input capture ch.0 to ch.3 trigger inputs.
60 to 63	PA4 to PA7	C	General purpose input/output port. (Withstand voltage of 5 V)
	OUT0 to OUT3		Function as the output compare ch.0 to ch.3 event output pins.
64	PB0	C	General purpose input/output port. (Withstand voltage of 5 V)
	SCL1		Function as the ch.1 clock I/O pin for the I^2C interface. Set port output to High-Z during I^2C interface operations.
65	PB1	C	General purpose input/output port. (Withstand voltage of 5 V)
	SDA1		Function as the ch.1 data I/O pin for the I^2C interface. Set port output to High-Z during I^2C interface operations.
66	PB2	C	General purpose input/output port. (Withstand voltage of 5 V)
	SCL2		Function as the ch.2 clock I/O pin for the I^2C interface. Set port output to High-Z during I^2C interface operations.
67	PB3	C	General purpose input/output port. (Withstand voltage of 5 V)
	SDA2		Function as the ch.2 data I/O pin for the I^2C interface. Set port output to High-Z during I^2C interface operations.
68	PB4	C	General purpose input/output port. (Withstand voltage of 5 V)
69, 70	PB5, PB6	D	General purpose input/output port.
	PPG4, PPG5		Function as ch.4 and ch.5 output pins for the 8-bit PPG timer.
71	UTEST	C	USB test pin. Connect this to a pull-down resistor during normal usage.
73	DVM	K	USB function D pin.
74	DVP	K	USB function D+ pin.
77	HVM	K	USB HOST D pin.
78	HVP	K	USB HOST D+ pin.
80	$\overline{\text{HCON}}$	E	External pull-up resistor connect pin.
36	AVcc		A/D converter power supply pin.
37	AVRH	J	A/D converter external reference power supply pin.
38	AVss		A/D converter power supply pin.
87 to 89	MD2 to MD0	B	Operation mode select input pin.
15, 75, 79, 105	Vcc		Power supply pin.
16, 47, 72, 76, 106	Vss		Power supply pin (GND).

* : For circuit information, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		• High-rate oscillation feedback resistor, approx.1 M • Low-rate oscillation feedback resistor, approx.10 M • With standby control
B		CMOS hysteresis input
C		• CMOS hysteresis input • N-ch open drain output
D		• CMOS output • CMOS hysteresis input (With input interception function at standby) Notes : Share one output buffer because both output of I/O port and internal resource are used. Share one input buffer because both input of I/O port and internal resource are used.
E		CMOS output
F		CMOS hysteresis input with pull-up resistor

(Continued)

Type	Circuit	Remarks
G	 Open drain control signal CMOS hysteresis input Standby control signal	• CMOS output • CMOS hysteresis input (With input interception function at standby) With open drain control signal
H	 CMOS input Standby control signal	• CMOS output • CMOS input (With input interception function at standby) • With input pull-up register control
I	 CMOS hysteresis input Standby control signal A/D converter analog input	• CMOS output • CMOS hysteresis input (With input interception function at standby) • Analog input (The A/D converter analog input is enabled when the corresponding bit in the analog input enable register (ADER) is 1.) Notes: Because the output of the I/O port and the output of internal resources are used combinedly, one output buffer is shared. Because the input of the I/O port and the input of internal resources are used combinedly, one input buffer is shared.
J	 AVRH input A/D converter analog input enable signal	A/D converter (AVRH) voltage input pin

(Continued)

■ HANDLING DEVICES

1. Preventing latch-up and turning on power supply

Latch-up may occur on CMOS IC under the following conditions:

If a voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins.

A voltage higher than the rated voltage is applied between V_{CC} pin and V_{SS} pin.

If the AV_{CC} power supply is turned on before the V_{CC} voltage.

Ensure that you apply a voltage to the analog power supply at the same time as V_{CC} or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as V_{CC} and the digital power supply).

If latch-up occurs, the supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let any voltage exceed the maximum rating.

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage.
Unused input pins should always be pulled up or down through resistance of at least 2 k . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

3. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections AV_{CC} = AVRH = V_{CC}, and AV_{SS} = V_{SS}.

4. About the attention when the external clock is used

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub clock or stop mode. When suing an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.

• Using external clock



5. Treatment of power supply pins (V_{CC}/V_{SS})

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with the V_{CC} and V_{SS} pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 F between V_{CC} pin and V_{SS} pin near this device.

MEMORY MAP

Memory map of MB90330A series (1/3)

Single chip mode (with ROM mirror function)



Memory map of MB90330A series (3/3)



Notes:
- When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000$_H$ to FFFFFF$_H$") of bank FF is visible from the higher addresses ("008000$_H$ to 00FFFF$_H$") of bank 00.
- The ROM mirror function is effective for using the C compiler small model.
- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
- When the C compiler small model is used, the data table mirror image can be shown at "008000$_H$ to 00FFFF$_H$" by storing the data table at "FF8000$_H$ to FFFFFF$_H$". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.
- MB90F335A has the larger size of RAM area than MB90V330A, so that the emulation memory area needs to be set in the tools for a larger size of emulation area than 007100$_H$.
  For details of setting, please refer to "Notes on Debug Environment Setting for MB90330A Series" by clicking "Application note" at the following URL.
  http://edevice.fujitsu.com/micom/en-support/
- 3 cycles are required to access to the emulation memory area (007100$_H$ to 0078FF$_H$), which is 1 cycle more than to the mounted RAM area.

■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000000H	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB
000001H	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXXB
000002H	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB
000003H	PDR3	Port 3 Data Register	R/W	Port 3	XXXXXXXXB
000004H	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB
000005H	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXXXXB
000006H	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB
000007H	PDR7	Port 7 Data Register	R/W	Port 7	XXXXXXXXB
000008H	PDR8	Port 8 Data Register	R/W	Port 8	XXXXXXXXB
000009H	PDR9	Port 9 Data Register	R/W	Port 9	- XXXXXXXB
00000AH	PDRA	Port A Data Register	R/W	Port A	XXXXXXXXB
00000BH	Prohibited				
00000CH	PDRB	Port B Data Register	R/W	Port B	- XXXXXXXB
00000DH	DDRB	Port B Direction Register	R/W	Port B	- 0 0 0 0 0 0 0B
00000EH	Prohibited				
00000FH					
000010H	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0B
000011H	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0B
000012H	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0B
000013H	DDR3	Port 3 Direction Register	R/W	Port 3	0 0 0 0 0 0 0 0B
000014H	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0B
000015H	DDR5	Port 5 Direction Register	R/W	Port 5	0 0 0 0 0 0 0 0B
000016H	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0B
000017H	DDR7	Port 7 Direction Register	R/W	Port 7	0 0 0 0 0 0 0 0B
000018H	DDR8	Port 8 Direction Register	R/W	Port 8	0 0 0 0 0 0 0 0B
000019H	DDR9	Port 9 Direction Register	R/W	Port 9	- 0 0 0 0 0 0 0B
00001AH	DDRA	Port A Direction Register	R/W	Port A	0 0 0 0 0 0 0 0B
00001BH	ODR4	Port 4 Output Pin Register	R/W	Port 4 (open drain control)	0 0 0 0 0 0 0 0B
00001CH	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0B
00001DH	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0B
00001EH	ADER0	Analog Input Enable Register 0	R/W	Port 7, 8, A/D	1 1 1 1 1 1 1 1B
00001FH	ADER1	Analog Input Enable Register 1	R/W	Port 7, 8, A/D	1 1 1 1 1 1 1 1B
000020H	SMR0	Serial Mode Register 0	R/W	UART0	0 0 1 0 0 0 0 0B
000021H	SCR0	Serial Control Register 0	R/W		0 0 0 0 0 1 0 0B
000022H	SIDR0	Serial Input Data Register 0	R		XXXXXXXXB
	SODR0	Serial Output Data Register 0	W		
000023H	SSR0	Serial Status Register 0	R/W		0 0 0 0 1 0 0 0B
000024H	UTRLR0	UART Prescaler Reload Register 0	R/W	Communication Prescaler (UART0)	0 0 0 0 0 0 0 0B
000025H	UTCR0	UART Prescaler Control Register 0	R/W		0 0 0 0 - 0 0 0B

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000049H	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch.3	0X0 0 0 0 0 1B
00004AH	PPGC4	PPG4 Operation Mode Control Register	R/W	PPG ch.4	0X0 0 0XX1B
00004BH	PPGC5	PPG5 Operation Mode Control Register	R/W	PPG ch.5	0X0 0 0 0 0 1B
00004CH	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch.0/ch.1	0 0 0 0 0 0XXB
00004DH	Prohibited				
00004EH	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch.2/ch.3	0 0 0 0 0 0 XXB
00004FH	Prohibited				
000050H	PPG45	PPG4 and PPG5 Output Control Register	R/W	PPG ch.4/ch.5	0 0 0 0 0 0 XXB
000051H	Prohibited				
000052H	ICS01	Input Capture Control Status Register 01	R/W	Input Capture ch.0/ch.1	0 0 0 0 0 0 0 0B
000053H	ICS23	Input Capture Control Status Register 23	R/W	Input Capture ch.2/ch.3	0 0 0 0 0 0 0 0B
000054H	OCS0	Output Compare Control Register ch.0 Lower	R/W	Output Compare ch.0/ch.1	0 0 0 0 - - 0 0B
000055H	OCS1	Output Compare Control Register ch.1 Upper	R/W		- - - 0 0 0 0 0B
000056H	OCS2	Output Compare Control Register ch.2 Lower	R/W	Output Compare ch.2/ch.3	0 0 0 0 - - 0 0B
000057H	OCS3	Output Compare Control Register ch.3 Upper	R/W		- - - 0 0 0 0 0B
000058H	SMCS	Serial Mode Control Status Register	R/W	Extended Serial I/O	XXXX0 0 0 0B
000059H					0 0 0 0 0 0 1 0B
00005AH	SDR	Serial Data Register	R/W		XXXXXXXXB
00005BH	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0XXX0 0 0 0B
00005CH	PWCSR	PWC Control Status Register	R/W	16-bit PWC Timer	0 0 0 0 0 0 0 0B
00005DH					0 0 0 0 0 0 0 XB
00005EH	PWCR	PWC Data Buffer Register	R/W		0 0 0 0 0 0 0 0B
00005FH					0 0 0 0 0 0 0 0B
000060H	DIVR	PWC Dividing Ratio Control Register	R/W		- - - - - - 0 0B
000061H	Prohibited				
000062H	TMCSR0	Timer Control Status Register 0	R/W	16-bit Reload Timer ch.0	0 0 0 0 0 0 0 0B
000063H					XXXX 0 0 0 0B
000064H	TMR0	16-bit Timer Register 0 Lower	R		XXXXXXXXB
	TMRLR0	16-bit Reload Register 0 Lower	W		XXXXXXXXB
000065H	TMR0	16-bit Timer Register 0 Upper	R		XXXXXXXXB
	TMRLR0	16-bit Reload Register 0 Upper	W		XXXXXXXXB

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000066H	TMCSR1	Timer Control Status Register 1	R/W	16-bit Reload Timer ch.1	0 0 0 0 0 0 0 0B
000067H					XXXX 0 0 0 0B
000068H	TMR1	16-bit Timer Register 1 Lower	R		XXXXXXXXB
	TMRLR1	16-bit Reload Register 1 Lower	W		XXXXXXXXB
000069H	TMR1	16-bit Timer Register 1 Upper	R		XXXXXXXXB
	TMRLR1	16-bit Reload Register 1 Upper	W		XXXXXXXXB
00006AH	TMCSR2	Timer Control Status Register 2	R/W	16-bit Reload Timer ch.2	0 0 0 0 0 0 0 0B
00006BH					XXXX 0 0 0 0B
00006CH	TMR2	16-bit Timer Register 2 Lower	R		XXXXXXXXB
	TMRLR2	16-bit Reload Register 2 Lower	W		XXXXXXXXB
00006DH	TMR2	16-bit Timer Register 2 Upper	R		XXXXXXXXB
	TMRLR2	16-bit Reload Register 2 Upper	W		XXXXXXXXB
00006EH	Prohibited				
00006FH	ROMM	ROM Mirror Function Selection Register	W	ROM Mirror Function Selection Module	- - - - - - 1 1B
000070H	IBSR0	I²C Bus Status Register 0	R	I²C Bus Interface ch.0	0 0 0 0 0 0 0 0B
000071H	IBCR0	I²C Bus Control Register 0	R/W		0 0 0 0 0 0 0 0B
000072H	ICCR0	I²C Bus Clock Control Register 0	R/W		XX 0 XXXXXB
000073H	IADR0	I²C Bus Address Register 0	R/W		XXXXXXXXB
000074H	IDAR0	I²C Bus Data Register 0	R/W		XXXXXXXXB
000075H	Prohibited				
000076H	IBSR1	I²C Bus Status Register 1	R	I²C Bus Interface ch.1	0 0 0 0 0 0 0 0B
000077H	IBCR1	I²C Bus Control Register 1	R/W		0 0 0 0 0 0 0 0B
000078H	ICCR1	I²C Bus Clock Control Register 1	R/W		XX 0 XXXXXB
000079H	IADR1	I²C Bus Address Register 1	R/W		XXXXXXXXB
00007AH	IDAR1	I²C Bus Data Register 1	R/W		XXXXXXXXB
00007BH	Prohibited				
00007CH	IBSR2	I²C Bus Status Register 2	R	I²C Bus Interface ch.2	0 0 0 0 0 0 0 0B
00007DH	IBCR2	I²C Bus Control Register 2	R/W		0 0 0 0 0 0 0 0B
00007EH	ICCR2	I²C Bus Clock Control Register 2	R/W		XX 0 XXXXXB
00007FH	IADR2	I²C Bus Address Register 2	R/W		XXXXXXXXB
000080H	IDAR2	I²C Bus Data Register 2	R/W		XXXXXXXXB
000081H to 000085H	Prohibited				

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000086H	TCDT	Timer Data Register Lower	R/W	16-bit Free-Run Timer	0 0 0 0 0 0 0 0B
000087H		Timer Data Register Upper	R/W		0 0 0 0 0 0 0 0B
000088H	TCCS	Timer Control Status Register Lower	R/W		0 0 0 0 0 0 0 0B
000089H		Timer Control Status Register Upper	R/W		0 - - 0 0 0 0 0B
00008AH	CPCLR	Compare Clear Register Lower	R/W		XXXXXXXXB
00008BH		Compare Clear Register Upper	R/W		XXXXXXXXB
00008CH to 00009AH	Prohibited				
00009BH	DCSR	DMA Descriptor Channel Specification Register	R/W	DMAC	0 0 0 0 0 0 0 0B
00009CH	DSRL	DMA Status Register Lower	R/W		0 0 0 0 0 0 0 0B
00009DH	DSRH	DMA Status Register Upper	R/W		0 0 0 0 0 0 0 0B
00009EH	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0B
00009FH	DIRR	Delay Interruption Factor Generation/ Release Register	R/W	Delay Interrupt	- - - - - - - 0B
0000A0H	LPMCR	Low Power Consumption Mode Control Register	R/W	Low Power Consumption Control Circuit	0 0 0 1 1 0 0 0B
0000A1H	CKSCR	Clock Selection Register	R/W	Clock	1 1 1 1 1 1 0 0B
0000A2H	Prohibited				
0000A3H					
0000A4H	DSSR	DMA Stop Status Register	R/W	DMAC	0 0 0 0 0 0 0 0B
0000A5H	ARSR	Automatic Ready Function Selection Register	W	External Pin	0 0 1 1- - 0 0B
0000A6H	HACR	External Address Output Control Register	W		B
0000A7H	EPCR	Bus Control Signal Selection Register	W		1 0 0 0 1 0 -B
0000A8H	WDTC	Watchdog Timer Control Register	R/W	Watchdog Timer	X - XXX 1 1 1B
0000A9H	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 - - 0 0 1 0 0B
0000AAH	WTC	Watch Timer Control Register	R/W	Watch Timer	1 0 0 0 1 0 0 0B
0000ABH	Prohibited				
0000ACH	DERL	DMA Enable Register Lower	R/W	DMAC	0 0 0 0 0 0 0 0B
0000ADH	DERH	DMA Enable Register Upper	R/W		0 0 0 0 0 0 0 0B
0000AEH	FMCS	Flash Memory Control Status Register	R/W	Flash Memory I/F	0 0 0 X 0 0 0 0B
0000AFH	Prohibited				

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000B0H	ICR00	Interrupt Control Register 00	R/W	Interrupt Controller	0 0 0 0 0 1 1 1B
0000B1H	ICR01	Interrupt Control Register 01	R/W		0 0 0 0 0 1 1 1B
0000B2H	ICR02	Interrupt Control Register 02	R/W		0 0 0 0 0 1 1 1B
0000B3H	ICR03	Interrupt Control Register 03	R/W		0 0 0 0 0 1 1 1B
0000B4H	ICR04	Interrupt Control Register 04	R/W		0 0 0 0 0 1 1 1B
0000B5H	ICR05	Interrupt Control Register 05	R/W		0 0 0 0 0 1 1 1B
0000B6H	ICR06	Interrupt Control Register 06	R/W		0 0 0 0 0 1 1 1B
0000B7H	ICR07	Interrupt Control Register 07	R/W		0 0 0 0 0 1 1 1B
0000B8H	ICR08	Interrupt Control Register 08	R/W		0 0 0 0 0 1 1 1B
0000B9H	ICR09	Interrupt Control Register 09	R/W		0 0 0 0 0 1 1 1B
0000BAH	ICR10	Interrupt Control Register 10	R/W		0 0 0 0 0 1 1 1B
0000BBH	ICR11	Interrupt Control Register 11	R/W		0 0 0 0 0 1 1 1B
0000BCH	ICR12	Interrupt Control Register 12	R/W		0 0 0 0 0 1 1 1B
0000BDH	ICR13	Interrupt Control Register 13	R/W		0 0 0 0 0 1 1 1B
0000BEH	ICR14	Interrupt Control Register 14	R/W		0 0 0 0 0 1 1 1B
0000BFH	ICR15	Interrupt Control Register 15	R/W		0 0 0 0 0 1 1 1B
0000C0H	HCNT0	Host Control Register 0	R/W	USB HOST	0 0 0 0 0 0 0 0B
0000C1H	HCNT1	Host Control Register 1	R/W		0 0 0 0 0 0 0 1B
0000C2H	HIRQ	Host Interruption Register	R/W		0 0 0 0 0 0 0 0B
0000C3H	HERR	Host Error Status Register	R/W		0 0 0 0 0 0 1 1B
0000C4H	HSTATE	Host State Status Register	R/W		XX 0 1 0 0 1 0B
0000C5H	HFCOMP	SOF Interrupt FRAME Compare Register	R/W		0 0 0 0 0 0 0 0B
0000C6H	HRTIMER	Retry Timer Setting Register	R/W		0 0 0 0 0 0 0 0B
0000C7H			R/W		0 0 0 0 0 0 0 0B
0000C8H			R/W		XXXXXX 0 0B
0000C9H	HADR	Host Address Register	R/W		X 0 0 0 0 0 0 0B
0000CAH	HEOF	EOF Setting Register	R/W		0 0 0 0 0 0 0 0B
0000CBH			R/W		XX 0 0 0 0 0 0B
0000CCH	HFRAME	FRAME Setting Register	R/W		0 0 0 0 0 0 0 0B
0000CDH			R/W		XXXXX 0 0 0B
0000CEH	HTOKEN	Host Token End Point Register	R/W		0 0 0 0 0 0 0 0B
0000CFH	Prohibited				
0000D0H	UDCC	UDC Control Register	R/W	USB Function	1 0 1 0 0 0 0 0B
0000D1H			R/W		0 0 0 0 0 0 0 0B

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000D2H	EP0C	EP0 Control Register	R/W	USB Function	0 1 0 0 0 0 0 0B
0000D3H			R/W		XXXX 0 0 0 0B
0000D4H	EP1C	EP1 Control Register	R/W		0 0 0 0 0 0 0 0B
0000D5H			R/W		0 1 1 0 0 0 0 1B
0000D6H	EP2C	EP2 Control Register	R/W		0 1 0 0 0 0 0 0B
0000D7H			R/W		0 1 1 0 0 0 0 0B
0000D8H	EP3C	EP3 Control Register	R/W		0 1 0 0 0 0 0 0B
0000D9H			R/W		0 1 1 0 0 0 0 0B
0000DAH	EP4C	EP4 Control Register	R/W		0 1 0 0 0 0 0 0B
0000DBH			R/W		0 1 1 0 0 0 0 0B
0000DCH	EP5C	EP5 Control Register	R/W		0 1 0 0 0 0 0 0B
0000DDH			R/W		0 1 1 0 0 0 0 0B
0000DEH	TMSP	Time Stamp Register	R		0 0 0 0 0 0 0 0B
0000DFH			R		XXXXX0 0 0B
0000E0H	UDCS	UDC Status Register	R/W		XX0 0 0 0 0 0B
0000E1H	UDCIE	UDC Interrupt Enable Register	R/W, R		0 0 0 0 0 0 0 0B
0000E2H	EP0IS	EP0I Status Register	R/W		XXXXXXXXB
0000E3H			R/W		1 0 XXX 1 XXB
0000E4H	EP0OS	EP0O Status Register	R/W, R		0 XXXXXXXB
0000E5H			R/W		1 0 0 XX 0 0 0B
0000E6H	EP1S	EP1 Status Register	R		XXXXXXXXB
0000E7H			R/W, R		1 0 0 0 0 0 0 XB
0000E8H	EP2S	EP2 Status Register	R		XXXXXXXXB
0000E9H			R/W, R		1 0 0 0 0 0 0 0B
0000EAH	EP3S	EP3 Status Register	R		XXXXXXXXB
0000EBH			R/W, R		1 0 0 0 0 0 0 0B
0000ECH	EP4S	EP4 Status Register	R		XXXXXXXXB
0000EDH			R/W, R		1 0 0 0 0 0 0 0B
0000EEH	EP5S	EP5 Status Register	R		XXXXXXXXB
0000EFH			R/W, R		1 0 0 0 0 0 0 0B
0000F0H	EP0DT	EP0 Data Register	R/W		XXXXXXXXB
0000F1H			R/W		XXXXXXXXB
0000F2H	EP1DT	EP1 Data Register	R/W		XXXXXXXXB
0000F3H			R/W		XXXXXXXXB
0000F4H	EP2DT	EP2 Data Register	R/W		XXXXXXXXB
0000F5H			R/W		XXXXXXXXB
0000F6H	EP3DT	EP3 Data Register	R/W		XXXXXXXXB
0000F7H			R/W		XXXXXXXXB

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000F8H	EP4DT	EP4 Data Register	R/W	USB Function	XXXXXXXXB
0000F9H			R/W		XXXXXXXXB
0000FAH	EP5DT	EP5 Data Register	R/W		XXXXXXXXB
0000FBH			R/W		XXXXXXXXB
0000FCH to 0000FFH	Prohibited				
000100H to #H	RAM Area				
001FF0H	PADR0	Program Address Detection Register ch.0 Lower	R/W	Address Match Detection	XXXXXXXXB
001FF1H		Program Address Detection Register ch.0 Middle	R/W		XXXXXXXXB
001FF2H		Program Address Detection Register ch.0 Upper	R/W		XXXXXXXXB
001FF3H	PADR1	Program Address Detection Register ch.1 Lower	R/W		XXXXXXXXB
001FF4H		Program Address Detection Register ch.1 Middle	R/W		XXXXXXXXB
001FF5H		Program Address Detection Register ch.1 Upper	R/W		XXXXXXXXB
#H to 0078FFH	Unused Area				
007900H	PRLL0	PPG Reload Register Lower ch.0	R/W	PPG ch.0	XXXXXXXXB
007901H	PRLH0	PPG Reload Register Upper ch.0	R/W		XXXXXXXXB
007902H	PRLL1	PPG Reload Register Lower ch.1	R/W	PPG ch.1	XXXXXXXXB
007903H	PRLH1	PPG Reload Register Upper ch.1	R/W		XXXXXXXXB
007904H	PRLL2	PPG Reload Register Lower ch.2	R/W	PPG ch.2	XXXXXXXXB
007905H	PRLH2	PPG Reload Register Upper ch.2	R/W		XXXXXXXXB
007906H	PRLL3	PPG Reload Register Lower ch.3	R/W	PPG ch.3	XXXXXXXXB
007907H	PRLH3	PPG Reload Register Upper ch.3	R/W		XXXXXXXXB
007908H	PRLL4	PPG Reload Register Lower ch.4	R/W	PPG ch.4	XXXXXXXXB
007909H	PRLH4	PPG Reload Register Upper ch.4	R/W		XXXXXXXXB
00790AH	PRLL5	PPG Reload Register Lower ch.5	R/W	PPG ch.5	XXXXXXXXB
00790BH	PRLH5	PPG Reload Register Upper ch.5	R/W		XXXXXXXXB
00790CH to 00790FH	Prohibited				

(Continued)

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007910H	IPCP0	Input Capture Data Register Lower ch.0	R	Input Capture ch.0/ch.1	XXXXXXXXB
007911H		Input Capture Data Register Upper ch.0	R		XXXXXXXXB
007912H	IPCP1	Input Capture Data Register Lower ch.1	R		XXXXXXXXB
007913H		Input Capture Data Register Upper ch.1	R		XXXXXXXXB
007914H	IPCP2	Input Capture Data Register Lower ch.2	R	Input Capture ch.2/ch.3	XXXXXXXXB
007915H		Input Capture Data Register Upper ch.2	R		XXXXXXXXB
007916H	IPCP3	Input Capture Data Register Lower ch.3	R		XXXXXXXXB
007917H		Input Capture Data Register Upper ch.3	R		XXXXXXXXB
007918H	OCCP0	Output Compare Register Lower ch.0	R/W	Output Compare ch.0/ch.1	XXXXXXXXB
007919H		Output Compare Register Upper ch.0	R/W		XXXXXXXXB
00791AH	OCCP1	Output Compare Register Lower ch.1	R/W		XXXXXXXXB
00791BH		Output Compare Register Upper ch.1	R/W		XXXXXXXXB
00791CH	OCCP2	Output Compare Register Lower ch.2	R/W	Output Compare ch.2/ch.3	XXXXXXXXB
00791DH		Output Compare Register Upper ch.2	R/W		XXXXXXXXB
00791EH	OCCP3	Output Compare Register Lower ch.3	R/W		XXXXXXXXB
00791FH		Output Compare Register Upper ch.3	R/W		XXXXXXXXB
007920H	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W	DMAC	XXXXXXXXB
007921H	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXXB
007922H	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007923H	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924H	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W		XXXXXXXXB
007925H	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007926H	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927H	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXXB
007928H to 007FFFH	Prohibited				

- Explanation on read/write
  R/W : Readable / Writable
  R : Read only
  W : Write only

- Explanation on initial values
  0 : Initial value is “0”.
  1 : Initial value is “1”.
  X : Initial value is undefined.
  - : Initial value is undefined (None) .
  : Initial value of this bit is “1” or “0”.

Note : No I/O instruction can be used for registers located between 007900H and 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI²OS support	DMAC	Interrupt vector			Interrupt control register		Priority
			Number*1		Address	ICR	Address	
Reset			#08	08H	FFFFDCH			High
INT 9 instruction			#09	09H	FFFFD8H			
Exceptional treatment			#10	0AH	FFFFD4H			
USB Function1		0, 1	#11	0BH	FFFFD0H	ICR00	0000B0H	
USB Function2		2 to 6*2	#12	0CH	FFFFCCH			
USB Function3			#13	0DH	FFFFC8H	ICR01	0000B1H	
USB Function4			#14	0EH	FFFFC4H			
USB HOST1			#15	0FH	FFFFC0H	ICR02	0000B2H	
USB HOST2			#16	10H	FFFFBCH			
I²C ch.0			#17	11H	FFFFB8H	ICR03	0000B3H	
DTP/External interrupt ch.0/ch.1	○		#18	12H	FFFFB4H			
I²C ch.1			#19	13H	FFFFB0H	ICR04	0000B4H	
DTP/External interrupt ch.2/ch.3	○		#20	14H	FFFFACH			
I²C ch.2			#21	15H	FFFFA8H	ICR05	0000B5H	
DTP/External interrupt ch.4/ch.5	○		#22	16H	FFFFA4H			
PWC/Reload timer ch.0	△	14	#23	17H	FFFFA0H	ICR06	0000B6H	
DTP/External interrupt ch.6/ch.7	△		#24	18H	FFFF9CH			
Input capture ch.0/ch.1	△	7	#25	19H	FFFF98H	ICR07	0000B7H	
Reload timer ch.1	△		#26	1AH	FFFF94H			
Input capture ch.2/ch.3	△	8	#27	1BH	FFFF90H	ICR08	0000B8H	
Reload timer ch.2	△		#28	1CH	FFFF8CH			
Output compare ch.0/ch.1	○		#29	1DH	FFFF88H	ICR09	0000B9H	
PPG ch.0/ch.1			#30	1EH	FFFF84H			
Output compare ch.2/ch.3	○		#31	1FH	FFFF80H	ICR10	0000BAH	
PPG ch.2/ch.3			#32	20H	FFFF7CH			
UART (Send completed) ch.2/ch.3	○	11	#33	21H	FFFF78H	ICR11	0000BBH	
PPG ch.4/ch.5			#34	22H	FFFF74H			
UART (Reception completed) ch.2/ch.3	◎	10	#35	23H	FFFF70H	ICR12	0000BCH	
A/D converter/Free-run timer	△	15	#36	24H	FFFF6CH			
UART (Send completed) ch.0/ch.1	○	13	#37	25H	FFFF68H	ICR13	0000BDH	
Extended serial I/O		9	#38	26H	FFFF64H			
UART (Reception completed) ch.0/ch.1	◎	12	#39	27H	FFFF60H	ICR14	0000BEH	
Time-base timer/Watch timer			#40	28H	FFFF5CH			
Flash memory status			#41	29H	FFFF58H	ICR15	0000BFH	
Delay interrupt output module			#42	2AH	FFFF54H			Low

(Continued)

(Continued)

◎ : Available, EI²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. With a stop request).

○ : Available (The interrupt request flag is cleared by the interrupt clear signal.)

△ : Available when any interrupt source sharing ICR is not used.

: Unavailable

*1 : If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.

*2 : ch.2 and 3 can also be used during USB HOST operation.

Notes : If the same interrupt control register (ICR) has two interrupt factors and the use of the EI²OS is permitted, the EI²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the EI²OS is running, it is recommended that you should mask either of the interrupt requests when using the EI²OS.
The interrupt flag is cleared by the EI²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the DMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to “0” in the appropriate resource, and take measures by software polling.

Content of USB interruption factor

USB interrupt factor	Details
USB function 1	End Point0-IN End Point0-OUT
USB function 2	End Point1-5 *
USB function 3	SUSP SOF BRST WKUP CONF
USB function 4	SPK
USB HOST1	DIRQ CNNIRQ URIRQ RWKIRQ
USB HOST2	SOFIRQ CMPIRQ

* : Endpoints 1 and 2 can also be used during USB HOST operation.

■ USB

1. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Correspond to USB Full Speed
- Full speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16
- Toggle check by data synchronization bit
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these 3 commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to 6 EndPoints (EndPoint0 is fixed to control transfer)
- 2 transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for EndPoint 0)
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint 0)

2. USB HOST

USB HOST provides the minimal host operations required and is a function that enables data to be transferred to and from a device without PC intervention.

Feature of USB HOST

- Automatic detection of Low Speed/Full Speed transfer
- Low Speed/Full Speed transfer support
- Automatic detection of connection and cutting device
- Reset sending function support to USB-bus
- Support of IN/OUT/SETUP/SOF token
- In-token handshake packet automatic transmission (excluding STALL)
- Out-token handshake packet automatic detection
- Supports a maximum packet length of 256 bytes.
- Error (CRC error/toggle error/time-out) various supports
- Wake-Up function support

Restrictions of USB HOST

		USB HOST
HUB support		○*
Transfer	Bulk transfer	○
	Control transfer	○
	Interrupt transfer	○
	Isochronous transfer	
Transfer speed	Low Speed	○
	Full Speed	○
PRE packet support		
SOF packet support		○
Error	CRC error	○
	Toggle error	○
	Time-out	○
	Maximum packet < receive data	○
Detection of connection and cutting of device		○
Transfer speed detection		○

○ : Supported
: Not supported

* : It corresponds to Full Speed only, and the HUB supports up to one step.

■ SECTOR CONFIGURATION OF FLASH MEMORY

- Sector configuration of 3Mbit flash memory

3 Mbits flash memory is located in $F9_H$ to FF_H bank on the CPU memory map.



* : The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

- Sector configuration of 4Mbit flash memory

4 Mbits flash memory is located in $F8_H$ to FF_H bank on the CPU memory map.

Flash Memory	CPU address	Writer address *
	$F80000_H$	00000_H
	$F8FFFF_H$	$0FFFF_H$
	$F90000_H$	10000_H
	$F9FFFF_H$	$1FFFF_H$
	$FA0000_H$	20000_H
	$FAFFFF_H$	$2FFFF_H$
	$FB0000_H$	30000_H
	$FB7FFF_H$	$37FFF_H$
	$FB8000_H$	38000_H
	$FB9FFF_H$	$39FFF_H$
	$FBA000_H$	$3A000_H$
	$FBBFFF_H$	$3BFFF_H$
	$FBC000_H$	$3C000_H$
	$FBFFFF_H$	$3FFFF_H$
	$FC0000$	40000_H
	$FCFFFF$	$4FFFF_H$
	$FD0000$	50000_H
	$FDFFFF$	$5FFFF_H$
	$FE0000_H$	60000_H
	$FEFFFF_H$	$6FFFF_H$
	$FF0000_H$	70000_H
	$FF7FFF_H$	$77FFF_H$
	$FF8000_H$	78000_H
	$FF9FFF_H$	$79FFF_H$
	$FFA000_H$	$7A000_H$
	$FFBFFF_H$	$7BFFF_H$
	$FFC000_H$	$7C000_H$
	$FFFFFF_H$	$7FFFF_H$

* : The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V_{CC}	V_{SS} 0.3	V_{SS} + 4.0	V	
	AV_{CC}	V_{SS} 0.3	V_{SS} + 4.0	V	V_{CC} AV_{CC}*2
	AVRH	V_{SS} 0.3	V_{SS} + 4.0	V	AV_{CC} AVR 0 V*3
Input voltage*1	V_I	V_{SS} 0.3	V_{SS} + 4.0	V	*4
		V_{SS} 0.3	V_{SS} + 6.0	V	N-ch open-drain (Withstand voltage of 5 V I/O)*5
		0.5	V_{SS} + 4.5	V	USB I/O
Output voltage*1	V_O	V_{SS} 0.3	V_{SS} + 4.0	V	*4
		0.5	V_{SS} + 4.5	V	USB I/O
Maximum clamp current	I_{CLAMP}	2.0	+2.0	mA	*6
Total maximum clamp current	I_{CLAMP}		20	mA	*6
“L” level maximum output current	I_{OL1}		10	mA	Other than USB I/O*7
	I_{OL2}		43	mA	USB I/O*7
“L” level average output current	I_{OLAV1}		4	mA	*8
	I_{OLAV2}		15/4.5	mA	USB-IO (Full speed/ Low speed) *8
“L” level maximum total output current	I_{OL}		100	mA	
“L” level average total output current	I_{OLAV}		50	mA	*9
“H” level maximum output current	I_{OH1}		10	mA	Other than USB I/O*7
	I_{OH2}		43	mA	USB I/O*7
“H” level average output current	I_{OHAV1}		4	mA	*8
	I_{OHAV2}		15/ 4.5	mA	USB-IO (Full speed/ Low speed) *8
“H” level maximum total output current	I_{OH}		100	mA	
“H” level average total output current	I_{OHAV}		50	mA	*9
Power consumption	Pd		340	mW	
Operating temperature	T_A	40	+ 85	°C	
Storage temperature	Tstg	55	+ 150	°C	
		55	+ 125	°C	USB I/O

*1 : The parameter is based on V_{SS} = AV_{SS} = 0.0 V.

*2 : Be careful not to let AV_{CC} exceed V_{CC}, for example, when the power is turned on.

*3 : Be careful not to let AVRH exceed AVcc.

*4 : V_I and V_O must not exceed Vcc + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*5 : Applicable to pins : P60 to P67, P96, PA0 to PA7, PB0 to PB4, UTEST

(Continued)

(Continued)

*6 : Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95, PB5, PB6

Use within recommended operating conditions.

Use at DC voltage (current)

The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.

The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.

Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.

Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.

Care must be taken not to leave the +B input pin open.

Note that analog system input/output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, DVP, DVM, HVP, HVM, UTEST, $\overline{\text{HCON}}$

Sample recommended circuits:

• Input/output equivalent circuits



*7 : A peak value of an applicable one pin is specified as a maximum output current.

*8 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.

*9 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	3.0	3.6	V	At normal operation (when using USB)
		2.7	3.6	V	At normal operation (when not using USB)
		1.8	3.6	V	Hold state of stop operation
Input “H” voltage	V_{IH}	0.7 V_{CC}	V_{CC} + 0.3	V	CMOS input pin
	V_{IHS1}	0.8 V_{CC}	V_{CC} + 0.3	V	CMOS hysteresis input pin
	V_{IHS2}	0.8 V_{CC}	V_{SS} + 5.3	V	N-ch open-drain (Withstand voltage of 5 V I/O)*
	V_{IHM}	V_{CC} 0.3	V_{CC} + 0.3	V	MD pin input
	V_{IHUSB}	2.0	V_{CC} + 0.3	V	USB pin input
Input “L” voltage	V_{IL}	V_{SS} 0.3	0.3 V_{CC}	V	CMOS input pin
	V_{ILS}	V_{SS} 0.3	0.2 V_{CC}	V	CMOS hysteresis input pin
	V_{ILM}	V_{SS} 0.3	V_{SS} + 0.3	V	MD pin input
	V_{ILUSB}	V_{SS}	0.8	V	USB pin input
Differential input sensitivity	V_{DI}	0.2		V	USB pin input
Differential common mode input voltage range	V_{CM}	0.8	2.5	V	USB pin input
Operating temperature	T_A	40	+ 85	°C	When not using USB
		0	+ 70	°C	When using USB

* : Applicable to pins : P60 to P67, P96, PA0 to PA7, PB0 to PB4, UTEST

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Output "H" voltage	V_{OH}	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	I_{OH} = 4.0 mA	V_{CC} 0.5		Vcc	V	
		HVP, HVM, DVP, DVM	R_L = 15 k ± 5%	2.8		3.6	V	
Output "L" voltage	V_{OL}	Output pins other than HVP, HVM, DVP, DVM	I_{OL} = 4.0 mA	Vss		Vss + 0.4	V	
		HVP, HVM, DVP, DVM	R_L = 1.5 k ± 5%	0		0.3	V	
Input leak current	I_{IL}	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	V_{CC} = 3.3 V, Vss < V_I < V_{CC}	10		+ 10	A	
		HVP, HVM, DVP, DVM		5		+ 5	A	
Pull-up resistance	R_{PULL}	P00 to P07, P10 to P17	V_{CC} = 3.3 V, T_A = + 25 °C	25	50	100	k	
Open drain output current	I_{LIOD}	P60 to P67, P96, PA0 to PA7, PB0 to PB4			0.1	10	A	
Power supply current	I_{CC}	V_{CC}	V_{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating At USB operating (USTP = 0)		75	85	mA	MB90F334A MB90F335A
					65	75	mA	MB90333A
			V_{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating At non-operating USB (USTP = 1)		70	80	mA	MB90F334A MB90F335A
					60	70	mA	MB90333A
	I_{CCS}		V_{CC} = 3.3 V, Internal frequency 24 MHz, At sleep mode		27	40	mA	
	I_{CTS}		V_{CC} = 3.3 V, Internal frequency 24 MHz, At timer mode		3.5	10	mA	
			V_{CC} = 3.3 V, Internal frequency 3 MHz, At timer mode		1	2	mA	
	I_{CCL}		V_{CC} = 3.3 V, Internal frequency 8 kHz, At sub clock operation, (T_A = +25 °C)		25	150	A	

(Continued)

(Continued)

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CCLS}	V_{CC}	V_{CC} = 3.3 V, Internal frequency 8 kHz, At sub clock, At sleep operating, (T_A = + 25 °C)		10	50	A	
	I_{CCT}		V_{CC} = 3.3 V, Internal frequency 8 kHz, Watch mode, (T_A = + 25 °C)		1.5	40	A	
	I_{CCH}		T_A = + 25 °C, At stop		1	40	A	
Input capacitance	C_{IN}	Other than AVcc, AVss, Vcc, Vss			5	15	pF	
Pull-up resistor	R_{up}	$\overline{RST}$		25	50	100	k	
USB I/O output impedance	Z_{USB}	DVP, DVM HVP, HVM		3		14		

Note : P60 to P67, P96, PA0 to PA7, and PB0 to PB4 are N-ch open-drain pins usually used as CMOS.

4. AC Characteristics

(1)Clock input timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = − 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_{CH}	X0, X1		6		MHz	When oscillator is used
			6		24	MHz	External clock input
	f_{CL}	X0A, X1A		32.768		kHz	
Clock cycle time	t_{HCYL}	X0, X1		166.7		ns	When oscillator is used
			166.7		41.7	ns	External clock input
	t_{LCYL}	X0A, X1A		30.5		s	
Input clock pulse width	P_{WH} P_{WL}	X0	10			ns	A reference duty ratio is 30% to 70%.
	P_{WHL} P_{WLL}	X0A		15.2		s	
Input clock rise time and fall time	tcr tcf	X0			5	ns	At external clock
Internal operating clock frequency	f_{CP}		3		24	MHz	When main clock is used
	f_{CPL}			8.192		kHz	When sub clock is used
Internal operating clock cycle time	t_{CP}		42		333	ns	When main clock is used
	t_{CPL}			122.1		s	When sub clock is used

Clock Timing



PLL operation guarantee range

Relation between power supply voltage and internal operation clock frequency



Note : When the USB is used, operation is guaranteed at voltages between 3.0 V and 3.6 V.

Relation between internal operation clock frequency and external clock frequency



The AC standards assume the following measurement reference voltages.

Input signal waveform

Hysteresis input pin

Hysteresis input/other than MD input pin

Output signal waveform

Output pin

(2)Clock output timing

(V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	CLK		t_{CP}		ns	
CLK CLK	t_{CHCL}	CLK	V_{CC} = 3.0 V to 3.6 V	$t_{CP}/2$ 15	$t_{CP}/2$ + 15	ns	At f_{cp} = 24 MHz
				$t_{CP}/2$ 20	$t_{CP}/2$ + 20	ns	At f_{cp} = 12 MHz
				$t_{CP}/2$ 64	$t_{CP}/2$ + 64	ns	At f_{cp} = 6 MHz

Note : t_{CP} : Refer to “ (1) Clock input timing”.



(3) Reset

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	$\overline{RST}$		500		ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode
				Oscillation time of oscillator* + 500 ns		s	At stop mode, At sub clock mode, At sub sleep mode, At watch mode

* : Oscillation time of oscillator is the time that the amplitude reaches 90%. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a ceramic oscillator, and 0 milliseconds on an external clock.

During normal operation, time-base timer mode, main sleep mode and PLL sleep mode



During stop mode, sub clock mode, sub-sleep mode and watch mode



(4) Power-on reset

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t_R	V_{CC}		0.05	30	ms	
Power supply shutdown time	t_{OFF}	V_{CC}		1		ms	Waiting time until power-on



Notes : V_{CC} must be lower than 0.2 V before the power supply is turned on.
The above standard is a value for performing a power-on reset.
In the device, there are internal registers which is initialized only by a power-on reset.
When the initialization of these items is expected, turn on the power supply according to the standards.
Sudden change of power supply voltage may activate the power-on reset function.
When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.



(5) UART0, UART1, UART2, UART3 I/O extended serial timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCKx	Internal shift clock mode output pin is : C_L = 80 pF + 1TTL	8 t_{CP}		ns
SCK SOT delay time	t_{SLOV}	SCKx, SOTx		80	+ 80	ns
Valid SIN SCK	t_{IVSH}	SCKx, SINx		100		ns
SCK valid SIN hold time	t_{SHIX}	SCKx, SINx		60		ns
Serial clock H pulse width	t_{SHSL}	SCKx, SINx	External shift clock mode output pin is : C_L = 80 pF + 1TTL	4 t_{CP}		ns
Serial clock L pulse width	t_{SLSH}	SCKx, SINx		4 t_{CP}		ns
SCK SOT delay time	t_{SLOV}	SCKx, SOTx			150	ns
Valid SIN SCK	t_{IVSH}	SCKx, SINx		60		ns
SCK valid SIN hold time	t_{SHIX}	SCKx, SINx		60		ns

Notes : Above rating is the case of CLK synchronous mode.
C_L is a load capacitance value on pins for testing.
t_{CP} : Refer to " (1) Clock input timing".

Internal shift clock mode



External shift clock mode



(6) I²C timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
SCL clock frequency	f_{SCL}	Power-supply voltage of external pull-up resistor at 5.0 V. R = 1.2 k , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. R = 1.0 k , C = 50 pF*2	0	100	kHz
(Repeat) [start] condition hold time SDA SCL	t_{HDSTA}		4.0		s
SCL clock “L” width	t_{LOW}		4.7		s
SCL clock “H” width	t_{HIGH}		4.0		s
Repeat [start] condition setup time SCL SDA	t_{SUSTA}		4.7		s
Data hold time SCL SDA	t_{HDDAT}		0	3.45*3	s
Data setup time SDA SCL	t_{SUDAT}	Power-supply voltage of external pull-up resistor at 5.0 V. f_{CP}*1 20 MHz, R = 1.2 k , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. f_{CP}*1 20 MHz, R = 1.0 k , C = 50 pF*2	250*4		ns
		Power-supply voltage of external pull-up resistor at 5.0 V. f_{CP}*1 > 20 MHz, R = 1.2 k , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. f_{CP}*1 > 20 MHz, R = 1.0 k , C = 50 pF*2	200*4		
[Stop] condition setup time SCL SDA	t_{SUSTO}	Power-supply voltage of external pull-up resistor at 5.0 V. R = 1.2 k , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. R = 1.0 k , C = 50 pF*2	4.0		s
Bus free time between [stop] condition and [start] condition	t_{BUS}		4.7		s

*1 : f_{CP} is internal operating clock frequency. Refer to “ (1) Clock input timing”.

*2 : R and C are pull-up resistance of SCL and SDA lines and load capacitance.

*3 : The maximum t_{HDDAT} only has to be met if the device does not stretch the “L” width (t_{LOW}) of the SCL signal.

*4 : Refer to “ Note of SDA, SCL set-up time”.

Note of SDA, SCL set-up time



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor. Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

Timing definition



(7) Timer input timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH} t_{TIWL}	FRCK, INx, TINx, PWC		4 t_{CP}		ns

Note : t_{CP} : Refer to " (1) Clock input timing".



(8) Timer output timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
CLK T_{OUT} change time PPG0 to PPG5 change time OUT0 to OUT3 change time	t_{TO}	TOTx, PPGx, OUTx		30		ns



(9) Trigger input timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH} t_{TRGL}	INTx, ADTG		5 t_{CP}		ns	At normal operating
				1		s	In Stop mode

Note : t_{CP} : Refer to " (1) Clock input timing".




tAVCH
tRLCH
CLK
2.4 V
2.4 V
tRHLH
ALE
2.4 V
2.4 V
2.4 V
0.8 V
tLHLL
tRLRH
RD
2.4 V
tAVLL
tLLAX
0.8 V
tLLRL
In multiplex mode
tAVRL
tRLDV
tRHAX
A23 to A16
2.4 V
0.8 V
2.4 V
0.8 V
tAVDV
tRHDX
AD15 to AD00
2.4 V
Address
2.4 V
0.8 V
0.8 V
0.7 VCC
Read data
0.7 VCC
0.3 VCC
0.3 VCC
In non-multiplex mode
tRHAX
A23 to A00
2.4 V
0.8 V
2.4 V
0.8 V
tRLDV
tAVDV
tRHDX
D15 to D00
0.7 VCC
Read data
0.7 VCC
0.3 VCC
0.3 VCC

(12) Ready input timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
RDY set-up time	t_{RYHS}	RDY		35		ns	
				70		ns	f_{cp} = 6 MHz
RDY hold time	t_{RYHH}			0		ns	



(13) Hold timing

(V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V, T_A = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Pin floating $\overline{HAK}$ time	t_{XHAL}	$\overline{HAK}$		30	t_{CP}	ns
$\overline{HAK}$ pin valid time	t_{HAHV}	$\overline{HAK}$		t_{CP}	2 t_{CP}	ns

Notes : It takes one cycle or more for $\overline{HAK}$ to change after the HRQ pin is captured.
t_{CP} : Refer to “ (1) Clock input timing”.



Notes :

About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

Analog input circuit model



	R	C
MB90333A	1.9 k (Max)	32.3 pF (Max)
MB90F334A	1.9 k (Max)	25.0 pF (Max)
MB90F335A	1.9 k (Max)	25.0 pF (Max)
MB90V330A	1.9 k (Max)	32.3 pF (Max)

Note : The values are reference values.

To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.

The relationship between the external impedance and minimum sampling time

(External impedance = 0 k to 100 k)



(External impedance = 0 k to 20 k)



If the sampling time cannot be sufficient, connect a capacitor of about 0.1 F to the analog input pin.

About errors

As |AVRH| becomes smaller, values of relative errors grow larger.

(Continued)



$$\text{Linearity error of digital output N} = \frac{V_{NT} - \{1\ \text{LSB} \times (N - 1) + V_{OT}\}}{1\ \text{LSB}}\ [\text{LSB}]$$

$$\text{Differential linearity error of digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1\ \text{LSB}} - 1\ [\text{LSB}]$$

$$1\ \text{LSB} = \frac{V_{FST} - V_{OT}}{1022}\ [\text{V}]$$

V_{OT} : Voltage at transition of digital output from "000_H" to "001_H"
V_{FST} : Voltage at transition of digital output from "$3FE_H$" to "$3FF_H$"

Load condition (Full Speed)



Load condition (Low Speed)



7. Flash memory write/erase characteristics

Parameter	Condition	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	T_A = + 25 °C V_{CC} = 3.0 V		1	15	s	Excludes 00_H programming prior to erasure.
Chip erase time			9		s	*:MB90F334A (384 Kbytes) Excludes 00_H programming prior to erasure.
			14			*:MB90F335A (512 Kbytes) Excludes 00_H programming prior to erasure.
Word (16-bit width) programming time			16	3600	s	Except for over head time of system level
Programming/erase cycle		10000			cycle	
Flash memory data retaining period	Average T_A = + 85 °C	20			year	*

* : This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F334APMC1 MB90F335APMC1 MB90333APMC1	120-pin plastic LQFP (FPT-120P-M24)	
MB90F334APMC MB90F335APMC MB90333APMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90V330ACR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

■ PACKAGE DIMENSIONS





Please confirm the latest Package dimension by following URL.
http://edevice.fujitsu.com/package/en-search/

(Continued)

(Continued)





Please confirm the latest Package dimension by following URL.
http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
		Changed the USB. USB Mini-Host USB HOST
16	■ HANDLING DEVICES	Added the item of “11. Serial communication”.
	■ PERIPHERAL RESOURCES	Deleted the section.
33	■ USB	Changed the item name from “PERIPHERAL RESOURCES” to “USB Function”.
34	2. USB HOST	Changed the title of table: Differences between the USB HOST and USB Mini-HOST Restrictions of USB HOST Changed “HUB support”. ○ * Added the following footnote to table: “*: It corresponds to Full Speed only, and the HUB supports up to one step.”
35, 36	■ SECTOR CONFIGURATION OF FLASH MEMORY	Changed the item name from “PERIPHERAL RESOURCES” to “SECTOR CONFIGURATION OF FLASH MEMORY”.

The vertical lines marked in the left side of the page show the changes.

MEMO

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,
Shinjuku-ku, Tokyo 163-0722, Japan
Tel: +81-3-5322-3329
http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America
FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe
FUJITSU MICROELECTRONICS EUROPE GmbH
Pittlerstrasse 47, 63225 Langen, Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
http://emea.fujitsu.com/microelectronics/

Korea
FUJITSU MICROELECTRONICS KOREA LTD.
206 Kosmo Tower Building, 1002 Daechi-Dong,
Gangnam-Gu, Seoul 135-280, Republic of Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
http://kr.fujitsu.com/fmk/

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel : +65-6281-0770 Fax : +65-6281-0220
http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.
Rm. 3102, Bund Center, No.222 Yan An Road (E),
Shanghai 200002, China
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.
10/F., World Commerce Centre, 11 Canton Road,
Tsimshatsui, Kowloon, Hong Kong
Tel : +852-2377-0226 Fax : +852-2376-3269
http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.
The contents of this document are subject to change without notice.
Customers are advised to consult with sales representatives before ordering.
The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.
FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.
Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.
The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department