

EN39SL160H/L

16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory With 4Kbytes Uniform Sector, CMOS 1.8 Volt-only

FEATURES

- Single power supply operation
- Full voltage range:1.65-1.95 volt for read and write operations.
- Ideal for battery-powered applications.
- High performance
- Access times as fast as 70 ns
- Low power consumption (typical values at 5 MHz)
- 5 mA typical active read current
- 15 mA typical program/erase current
- 0.2 μA typical standby current
- Uniform Sector Architecture:
- 512 sectors of 4-Kbyte / 2-Kword
- 32 blocks of 64-Kbyte / 32-Kword
- Any sector or block can be erased individually
- WP#/ACC Input pin:
- Write protect (WP#) function allows protection the first or last blocks, regardless of block protect status
- Acceleration (ACC) function acceleration program timing.
- · Block protection:
- Hardware locking of blocks to prevent program or erase operations within individual blocks
- Additionally, temporary Block Unprotect allows code changes in previously locked blocks.

- High performance program/erase speed
- Byte/Word program time: 5µs/7µs typical
- Sector erase time: 90ms typical
- Block erase time: 400ms typical
- Chip erase time: 7 s typical
- JEDEC Standard Embedded Erase and Program Algorithms
- JEDEC standard DATA# polling and toggle bits feature
- · Single Sector, Block and Chip Erase
- Block Unprotect Mode
- Erase Suspend / Resume modes:
 Read or program another Sector/Block during
 Erase Suspend Mode
- Low Vcc write inhibit < 1.2V
- Minimum 100K endurance cycle
- Package Options
- 48-pin TSOP (Type 1)
- 48-ball 6mm x 8mm TFBGA
- 48-ball 4mm x 6mm WFBGA
- Industrial temperature Range


GENERAL DESCRIPTION

The EN39SL160H/L is a 16-Megabit, electrically erasable, read/write non-volatile flash memory, organized as 2,097,152 bytes or 1,048,576 words. Any byte can be programmed typically in 5 μ s. The EN39SL160H/L features 1.8V voltage read and write operation, with access time as fast as 70ns to eliminate the need for WAIT statements in high-performance microprocessor systems.


The EN39SL160H/L has separate Output Enable (OE#), Chip Enable (CE#), and Write Enable (WE#) controls, which eliminate bus contention issues. This device is designed to allow either single Sector/Block or full chip erase operation, where each block can be individually protected against program/erase operations or temporarily unprotected to erase or program. The device can sustain a minimum of 100K program/erase cycles on each sector or block.




CONNECTION DIAGRAMS



TFBGA
Top View, Balls Facing Down







Notes:

- RY/BY#, Byte# are not available for WFBGA / TFBGA package. It is organized as 1M x 16 (16Mbit) 1.



Table 1. PIN DESCRIPTION

Pin Name	Function
A0-A19	Addresses
DQ0-DQ14	15 Data Inputs/Outputs
DQ15 / A-1	DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode)
CE#	Chip Enable
OE#	Output Enable
RESET#	Hardware Reset Pin
RY/BY#	Ready/Busy Output
WE#	Write Enable
WP#/ACC	Hardware write protect/acceleration pin
Vcc	Supply Voltage (1.65-1.95V)
Vss	Ground
NC	Not Connected to anything
BYTE#	Byte/Word Mode

Figure 1. LOGIC DIAGRAM






Table 2. Uniform Sector / Block Architecture (Block 24 ~ 31)

Block	Sector	Address	s Range	Sector Size (Kwords /	A19	Δ18	Δ17	Δ16	Δ15	A14	Δ13	Δ12	A11
DIOCK	Sector	(X16)	(X8)	Kbytes)	Ais	710	Α17	710	AIS	714	713	712	AII
	511	0FF800h-0FFFFFh	1FF000h-1FFFFFh	2/4	1	1	1	1	1	1	1	1	1
	510	0FF000h-0FF7FFh	1FE000h-1FEFFFh	2/4	1	1	1	1	1	1	1	1	0
	509	0FE800h-0FEFFFh	1FD000h-1FDFFFh	2/4	1	1	1	1	1	1	1	0	1
	508	0FE000h-0FE7FFh	1FC000h-1FCFFFh	2/4	1	1	1	1	1	1	1	0	0
	507	0FD800h-0FDFFFh	1FB000h-1FBFFFh	2/4	1	1	1	1	1	1	0	1	1
	506	0FD000h-0FD7FFh	1FA000h-1FAFFFh	2/4	1	1	1	1	1	1	0	1	0
	505	0FC800h-0FCFFFh	1F9000h-1F9FFFh	2/4	1	1	1	1	1	1	0	0	1
31	504	0FC000h-0FC7FFh	1F8000h-1F8FFFh	2/4	1	1	1	1	1	1	0	0	0
31	503	0FB800h-0FBFFFh	1F7000h-1F7FFFh	2/4	1	1	1	1	1	0	1	1	1
	502	0FB000h-0FB7FFh	1F6000h-1F6FFFh	2/4	1	1	1	1	1	0	1	1	0
	501	0FA800h-0FAFFFh	1F5000h-1F5FFFh	2/4	1	1	1	1	1	0	1	0	1
	500	0FA000h-0FA7FFh	1F4000h-1F4FFFh	2/4	1	1	1	1	1	0	1	0	0
	499	0F9800h-0F9FFFh	1F3000h-1F3FFFh	2/4	1	1	1	1	1	0	0	1	1
	498	0F9000h-0F97FFh	1F2000h-1F2FFFh	2/4	1	1	1	1	1	0	0	1	0
	497	0F8800h-0F8FFFh	1F1000h-1F1FFFh	2/4	1	1	1	1	1	0	0	0	1
	496	0F8000h-0F87FFh	1F0000h-1F0FFFh	2/4	1	1	1	1	1	0	0	0	0
	495	0F7800h-0F7FFFh	1EF000h-1EFFFFh	2/4	1	1	1	1	0	1	1	1	1
30		1	1		:	:	:	:		:	:		:
	480 0F0000h-0F07FFh		1E0000h-1E0FFFh	2/4	1	1	1	1	0	0	0	0	0
	479	0EF800h-0EFFFFh	1DF000h-1DFFFFh	2/4	1	1	1	0	1	1	1	1	1
29		1	1		1	1	1	1	1	1	÷	1	1
	464	0E8000h-0E87FFh	1D0000h-1D0FFFh	2/4	1	1	1	0	1	0	0	0	0
	463	0E7800h-0E7FFFh	1CF000h-1CFFFFh	2/4	1	1	1	0	0	1	1	1	1
28	:	1					:	:			:	1	
	448	0E0000h-0E07FFh	1C0000h-1C0FFFh	2/4	1	1	1	0	0	0	0	0	0
	447	0DF800h-0DFFFFh	1BF000h-1BFFFFh	2/4	1	1	0	1	1	1	1	1	1
27	:						:		:		:	:	
	432	0D8000h-0D87FFh	1B0000h-1B0FFFh	2/4	1	1	0	1	1	0	0	0	0
	431	0D7800h-0D7FFFh	1AF000h-1AFFFFh	2/4	1	1	0	1	0	1	1	1	1
26						:	:				:	:	
	416	0D0000h-0D07FFh	1A0000h-1A0FFFh	2/4	1	1	0	1	0	0	0	0	0
	415	0CF800h-0CFFFFh	19F000h-19FFFFh	2/4	1	1	0	0	1	1	1	1	1
25	:				i	:	:	i	:	:	1	1	:
	400	0C8000h-0C87FFh	190000h-190FFFh	2/4	1	1	0	0	1	0	0	0	0
	399	0C7800h-0C7FFFh	18F000h-18FFFFh	2/4	1	1	0	0	0	1	1	1	1
	398	0C7000h-0C77FFh	18E000h-18EFFFh	2/4	1	1	0	0	0	1	1	1	0
	397	0C6800h-0C6FFFh	18D000h-18DFFFh	2/4	1	1	0	0	0	1	1	0	1
24				-	:	:	:	:	:	:	:	:	:
	386	0C1000h-0C17FFh	C17FFh 182000h–182FFFh		1	1	0	0	0	0	0	1	0
	385	0C0800h-0C0FFFh 181000h-181FFFh		2/4	1	1	0	0	0	0	0	0	1
	384	0C0000h-0C07FFh	180000h-180FFFh	2/4	1	1	0	0	0	0	0	0	0



Table 2. Uniform Sector / Block Architecture (Block 16 ~ 23)

Block	Sector	Address	Range	Sector Size (Kwords /	A19	A18	A17	A16	A15	A14	A13	A12	A11
Biook	00001	(X16)	(X8)	Kbytes)	7110	7110	, , , ,	7110	7110	, , , ,	7110		
	383	0BF800h-0BFFFFh	17F000h-17FFFFh	2/4	1	0	1	1	1	1	1	1	1
	382	0BF000h-0BF7FFh	17E000h-17EFFFh	2/4	1	0	1	1	1	1	1	1	0
	381	0BE800h-0BEFFFh	17D000h-17DFFFh	2/4	1	0	1	1	1	1	1	0	1
23	1		1		:	÷	:	:			1	:	:
	370	0B9000h-0B97FFh	172000h-172FFFh	2/4	1	0	1	1	1	0	0	1	0
	369	0B8800h-0B8FFFh	171000h-171FFFh	2/4	1	0	1	1	1	0	0	0	1
	368	0B8000h-0B87FFh	170000h-170FFFh	2/4	1	0	1	1	1	0	0	0	0
	367	0B7800h-0B7FFFh	16F000h-16FFFFh	2/4	1	0	1	1	0	1	1	1	1
22	1	1			1	÷	1	1			1	1	1
	352	0B0000h-0B07FFh	160000h-160FFFh	2/4	1	0	1	1	0	0	0	0	0
	351	0AF800h-0AFFFFh	15F000h-15FFFFh	2/4	1	0	1	0	1	1	1	1	1
21					:	:	:	:			:	:	
	336	0A8000h-0A87FFh	150000h-150FFFh	2/4	1	0	1	0	1	0	0	0	0
	335	0A7800h-0A7FFFh	14F000h-14FFFFh	2/4	1	0	1	0	0	1	1	1	1
20					:		:	:	:	:	1	:	1
	320	0A0000h-0A07FFh	140000h-140FFFh	2/4	1	0	1	0	0	0	0	0	0
	319	09F800h-09FFFFh	13F000h-13FFFFh	2/4	1	0	0	1	1	1	1	1	1
19	:				:	:	:	:	:	:	:	:	:
	304	098000h-0987FFh	130000h-130FFFh	2/4	1	0	0	1	1	0	0	0	0
	303	097800h-097FFFh	12F000h-12FFFFh	2/4	1	0	0	1	0	1	1	1	1
18			1		:	:	:	:	:	:	:	1	:
	288	090000h-0907FFh	120000h-120FFFh	2/4	1	0	0	1	0	0	0	0	0
	287	08F800h-08FFFFh	11F000h-11FFFFh	2/4	1	0	0	0	1	1	1	1	1
17					:		:	:	:	:		:	
	272	088000h-0887FFh	110000h-110FFFh	2/4	1	0	0	0	1	0	0	0	0
	271	087800h-087FFFh	10F000h-10FFFFh	2/4	1	0	0	0	0	1	1	1	1
	270	087000h-0877FFh	10E000h-10EFFFh	2/4	1	0	0	0	0	1	1	1	0
	269	086800h-086FFFh	10D000h-10DFFFh	2/4	1	0	0	0	0	1	1	0	1
	268	086000h-0867FFh	10C000h-10CFFFh	2/4	1	0	0	0	0	1	1	0	0
	267	085800h-085FFFh	10B000h-10BFFFh	2/4	1	0	0	0	0	1	0	1	1
	266	085000h-0857FFh	10A000h-10AFFFh	2/4	1	0	0	0	0	1	0	1	0
	265	084800h-084FFFh	109000h-109FFFh	2/4	1	0	0	0	0	1	0	0	1
16	264	084000h-0847FFh	108000h-108FFFh	2/4	1	0	0	0	0	1	0	0	0
	263	083800h-083FFFh	107000h-107FFh	2/4	1	0	0	0	0	0	1	1	1
	262 261	083000h-0837FFh 082800h-082FFFh	106000h-106FFFh 105000h-105FFFh	2/4	1	0	0	0	0	0	1	0	0
	260	082000h-0827FFh	104000h-104FFFh	2/4	1	0	0	0	0	0	1	0	0
	259	081800h-081FFFh	103000h-103FFFh	2/4	1	0	0	0	0	0	0	1	1
	258	081000h-0817FFh	102000h=103FFFh	2/4	1	0	0	0	0	0	0	1	0
	257	080800h-080FFFh	101000h-101FFFh	2/4	1	0	0	0	0	0	0	0	1
	256	080000h-0807FFh	100000h-100FFFh	2/4	1	0	0	0	0	0	0	0	0



Table 2. Uniform Sector / Block Architecture (Block 8 ~ 15)

Block	Sostar	Address	Range	Sector Size	۸10	۸10	A 17	A16	A15	A11	۸12	A12	A11
BIOCK	Sector	(X16)	(X8)	(Kwords / Kbytes)	A19	A18	A17	AIO	AIS	A14	AIS	AIZ	AII
	255	07F800h-07FFFFh	0FF000h-0FFFFh	2/4	0	1	1	1	1	1	1	1	1
	254	07F000h-07F7FFh	0FE000h-0FEFFFh	2/4	0	1	1	1	1	1	1	1	0
	253	07E800h-07EFFFh	0FD000h-0FDFFFh	2/4	0	1	1	1	1	1	1	0	1
	252	07E000h-07E7FFh	0FC000h-0FCFFFh	2/4	0	1	1	1	1	1	1	0	0
	251	07D800h-07DFFFh	0FB000h-0FBFFFh	2/4	0	1	1	1	1	1	0	1	1
	250	07D000h-07D7FFh	0FA000h-0FAFFFh	2/4	0	1	1	1	1	1	0	1	0
	249	07C800h-07CFFFh	0F9000h-0F9FFh	2/4	0	1	1	1	1	1	0	0	1
15	248	07C000h-07C7FFh	0F8000h-0F8FFFh	2/4	0	1	1	1	1	1	0	0	0
15	247	07B800h-07BFFFh	0F7000h-0F7FFh	2/4	0	1	1	1	1	0	1	1	1
	246	07B000h-07B7FFh	0F6000h-0F6FFFh	2/4	0	1	1	1	1	0	1	1	0
	245	07A800h-07AFFFh	0F5000h-0F5FFFh	2/4	0	1	1	1	1	0	1	0	1
	244	07A000h-07A7FFh	0F4000h-0F4FFFh	2/4	0	1	1	1	1	0	1	0	0
	243	079800h-079FFFh	0F3000h-0F3FFFh	2/4	0	1	1	1	1	0	0	1	1
	242	079000h-0797FFh	0F2000h-0F2FFFh	2/4	0	1	1	1	1	0	0	1	0
	241	078800h-078FFFh	0F1000h-0F1FFFh	2/4	0	1	1	1	1	0	0	0	1
	240	078000h-0787FFh	0F0000h-0F0FFFh	2/4	0	1	1	1	1	0	0	0	0
	239	077800h-077FFFh	0EF000h-0EFFFFh	2/4	0	1	1	1	0	1	1	1	1
14	:	1	:										
	224	070000h-0707FFh	0E0000h-0E0FFFh	2/4	0	1	1	1	0	0	0	0	0
	223	06F800h-06FFFFh	0DF000h-0DFFFFh	2/4	0	1	1	0	1	1	1	1	1
13	:	1	:					:	:	:	:	:	:
	208	068000h-0687FFh	0D0000h-0D0FFFh	2/4	0	1	1	0	1	0	0	0	0
	207	067800h-067FFFh	0CF000h-0CFFFFh	2/4	0	1	1	0	0	1	1	1	1
12	:	1	:										
	192	060000h-0607FFh	0C0000h-0C0FFFh	2/4	0	1	1	0	0	0	0	0	0
	191	05F800h-05FFFFh	0BF000h-0BFFFFh	2/4	0	1	0	1	1	1	1	1	1
11	:	1	1	:	:	:	:	:	:	:	:		
	176	058000h-0587FFh	0B0000h-0B0FFFh	2/4	0	1	0	1	1	0	0	0	0
	175	057800h-057FFFh	0AF000h-0AFFFFh	2/4	0	1	0	1	0	1	1	1	1
10	:		1					:	:	:	:	:	:
	160	050000h-0507FFh	0A0000h-0A0FFFh	2/4	0	1	0	1	0	0	0	0	0
	159	04F800h-04FFFFh	09F000h-09FFFFh	2/4	0	1	0	0	1	1	1	1	1
9	:	i i	1		:	:	:	:	:	:	:	:	:
	144	048000h-0487FFh	090000h-090FFFh	2/4	0	1	0	0	1	0	0	0	0
	143	047800h-047FFFh	08F000h-08FFFFh	2/4	0	1	0	0	0	1	1	1	1
	142	047000h-0477FFh	08E000h-08EFFFh	2/4	0	1	0	0	0	1	1	1	0
	141	046800h-046FFFh	08D000h-08DFFFh	2/4	0	1	0	0	0	1	1	0	1
8	:	1	1					:	:	:	:	:	:
	130 041000h-0417FFh 082000h-082FFFh		2/4	0	1	0	0	0	0	0	1	0	
	129 040800h-040FFF		081000h-081FFFh	2/4	0	1	0	0	0	0	0	0	1
	128	040000h-0407FFh	080000h-080FFFh	2/4	0	1	0	0	0	0	0	0	0

Rev. E, Issue Date: 2009/07/13



Table 2. Uniform Sector / Block Architecture (Block 0 ~ 7)

Block	Sector	Address	Range	Sector Size	A19	A18	۸17	۸16	۸15	A14	۸12	A12	A11
DIOCK	Secioi	(X16)	(X8)	(Kwords / Kbytes)	AIS	AIO	AII	AIO	AIS	A14	AIS	AIZ	AII
	127	03F800h-03FFFFh	07F000h-07FFFh	2/4	0	0	1	1	1	1	1	1	1
	126	03F000h-03F7FFh	07E000h-07EFFFh	2/4	0	0	1	1	1	1	1	1	0
	125	03E800h-03EFFFh	07D000h-07DFFFh	2/4	0	0	1	1	1	1	1	0	1
7	:	l l			÷	÷	÷	÷	÷	÷	:	:	i
	114	039000h-0397FFh	072000h-072FFFh	2/4	0	0	1	1	1	0	0	1	0
	113	038800h-038FFFh	071000h-071FFFh	2/4	0	0	1	1	1	0	0	0	1
	112	038000h-0387FFh	070000h-070FFFh	2/4	0	0	1	1	1	0	0	0	0
	111	037800h-037FFFh	06F000h-06FFFFh	2/4	0	0	1	1	0	1	1	1	1
6	:	1			1	:	:			1	:	1	1
	96	030000h-0307FFh	060000h-060FFFh	2/4	0	0	1	1	0	0	0	0	0
	95	02F800h-02FFFFh	05F000h-05FFFFh	2/4	0	0	1	0	1	1	1	1	1
5	:		i i		:	:	:	:	:	:	:	:	:
	80	028000h-0287FFh	050000h-050FFFh	2/4	0	0	1	0	1	0	0	0	0
	79	027800h-027FFFh	04F000h-04FFFFh	2/4	0	0	1	0	0	1	1	1	1
4		1				::	::	::	:			:	1
	64	020000h-0207FFh	040000h-040FFFh	2/4	0	0	1	0	0	0	0	0	0
	63	01F800h-01FFFFh	03F000h-03FFFFh	2/4	0	0	0	1	1	1	1	1	1
3	:		1		:	:	:	:	:	:	:	:	:
	48	018000h-0187FFh	030000h-030FFFh	2/4	0	0	0	1	1	0	0	0	0
	47	017800h-017FFFh	02F000h-02FFFFh	2/4	0	0	0	1	0	1	1	1	1
2	:		i i		:	:	:	1	:	:	:	:	:
	32	010000h-0107FFh	020000h-020FFFh	2/4	0	0	0	1	0	0	0	0	0
	31	00F800h-00FFFFh	01F000h-01FFFFh	2/4	0	0	0	0	1	1	1	1	1
1		1			:	:	:		:			:	:
	16	008000h-0087FFh	010000h-010FFFh	2/4	0	0	0	0	1	0	0	0	0
	15	007800h-007FFFh	00F000h-00FFFFh	2/4	0	0	0	0	0	1	1	1	1
	14	007000h-0077FFh	00E000h-00EFFFh	2/4	0	0	0	0	0	1	1	1	0
	13	006800h-006FFFh	00D000h-00DFFFh	2/4	0	0	0	0	0	1	1	0	1
	12	006000h-0067FFh	00C000h-00CFFFh	2/4	0	0	0	0	0	1	1	0	0
	11	005800h-005FFFh	00B000h-00BFFFh	2/4	0	0	0	0	0	1	0	1	1
	10	005000h-0057FFh	00A000h-00AFFFh	2/4	0	0	0	0	0	1	0	1	0
	9	004800h-004FFFh	009000h-009FFFh	2/4	0	0	0	0	0	1	0	0	1
0	8	004000h-0047FFh	008000h-008FFFh	2/4	0	0	0	0	0	1	0	0	0
	7	003800h-003FFFh	007000h-007FFFh	2/4	0	0	0	0	0	0	1	1	1
	6	003000h-0037FFh	006000h-006FFFh	2/4	0	0	0	0	0	0	1	1	0
	5	002800h-002FFFh	005000h-005FFFh	2/4	0	0	0	0	0	0	1	0	1
	4	002000h-0027FFh	004000h-004FFFh	2/4	0	0	0	0	0	0	1	0	0
	3	001800h-001FFFh	003000h-003FFFh	2/4	0	0	0	0	0	0	0	1	1
	2	001000h-0017FFh	002000h-002FFFh	2/4	0	0	0	0	0	0	0	1	0
	1	000800h-000FFFh	001000h-001FFFh	2/4	0	0	0	0	0	0	0	0	1
	0	000000h-0007FFh	000000h-000FFFh	2/4	0	0	0	0	0	0	0	0	0



PRODUCT SELECTOR GUIDE

Product Number		EN39SL160H/L			
Speed Option	Full Voltage Range: Vcc=1.65 – 1.95 V	-70			
Max Access Time	, ns (t _{acc})	70			
Max CE# Access,	ns (t _{ce})	70			
Max OE# Access,	ns (t _{oe})	30			

BLOCK DIAGRAM






Table 3. OPERATING MODES

16M FLASH USER MODE TABLE

				Reset	WP#/	A0-A19	DQ0-	DQ8-DG	15
Operation	CE#	OE#	WE#	#	ACC	(Note 1)	DQ0- DQ7	Byte# = V _{IH}	Byte# = V _{IL}
Read	L	L	Н	Н	L/H	A _{IN}	D _{OUT}	D _{OUT}	High-Z
Write	L	Н	L	Н	(Note 1)	A _{IN}	D _{IN}	D _{IN}	High-Z
CMOS Standby	V _{cc} ± 0.2V	Х	Х	V _{cc} ± 0.2V	Х	X	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	Х	Х	High-Z	High-Z	High-Z
Hardware Reset	Х	Х	Х	L	Х	Х	High-Z	High-Z	High-Z
Temporary Block Unprotect	Х	Х	Х	V _{ID}	(Note 1)	A _{IN}	D _{IN}	D _{IN}	Х
Block Protect (Note 2)	L	Н	L	V _{ID}	х	Block Address, A6 =L, A1 = H, A0 = L	D _{IN}	х	х
Block Unprotect (Note 2)	L	Н	L	V _{ID}	(Note 1)	Block Address, A6 =L, A1 = H, A0 = L	D _{IN}	х	х

L=logic low= V_{IL} , H=Logic High= V_{IH} , V_{ID} = V_{HH} =10.0 \pm 1.0V, X=Don't Care (either L or H, but not floating!), D_{IN} =Data In, D_{OUT} =Data Out, A_{IN} =Address In,

Notes:

- If WP#/ACC = V_{IL}, the first or last blocks are protected. If WP#/ACC = V_{IH} the first or last block protection depends on whether they were last protected or unprotected. If WP#/ACC = V_{HH}, all blocks will be unprotected.
- 2. Please refer to "Block / Block Group Protection and Unprotection ", Flowchart 7a and Flowchart 7b.

Table 4. DEVICE IDENTIFICTION (Autoselect Codes)

16M FLASH MANUFACTURER/DEVICE ID TABLE

Descript	ion	CE #	OE #	W E#	A19 to A12	A11 to A10	A9 ²	A8	A7	A6	A5 to A2	A1	A0	DQ8 to DQ15	DQ7 to DQ0
Manufacturer ID:		_	ı	Н	Х	Х	V_{ID}	H ¹	Х	_	Х	L	1	Х	1Ch
Eon		_	_	''			טו י	L		^ -		_	_		7Fh
Device ID (top boot	Word	L	L	Н	Х	х	V _{ID}	Х	Х	-	Х		Н	27h	4Ah
block)	Byte	L	L	Н	^	x x		^	^	_	^	L	""	Χ	4Ah
Device ID	Word	L	L	Н	Х	Х	W	Х	Х		Х		Н	27h	4Bh
(bottom boot block)	Byte	L	L	Н	^	^	V_{ID}	^	^	-	^	L	П	Х	4Bh
Block Protection				Н	SA	х	\/	Х	Х		Х	Н		Х	01h (Protected)
Verification		L	L	17	SA X		V_{ID}	^	^ ^		_ ^		L	Х	00h (Unprotected)

Note:

^{1.} If a manufacturing ID is read with A8=L, the chip will output a configuration code 7Fh. A further Manufacturing ID must be read with A8=H.

^{2.} A9 = V_{ID} is for HV A9 Autoselect mode only. A9 must be ≤ Vcc (CMOS logic level) for Command Autoselect Mode.



USER MODE DEFINITIONS

Word / Byte Configuration

The signal set on the BYTE# Pin controls whether the device data I/O pins DQ15-DQ0 operate in the byte or word configuration. When the Byte# Pin is set at logic '1', then the device is in word configuration, DQ15-DQ0 are active and are controlled by CE# and OE#.

On the other hand, if the Byte# Pin is set at logic '0', then the device is in byte configuration, and only data I/O pins DQ0-DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8-DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Standby Mode

The EN39SL160H/L has a CMOS-compatible standby mode, which reduces the current to < 0.2 μ A (typical). It is placed in CMOS-compatible standby when the CE# pin is at $V_{CC} \pm 0.2$. RESET# and BYTE# pin must also be at CMOS input levels. If CE# and RESET# are held at V_{IH} , but not within $V_{CC} \pm 0.2V$, the device will be in the standby modes, but the standby current will be greater. The outputs are in a high-impedance state independent of the OE# input.

Read Mode

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors/blocks, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more additional information.

The system must issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" additional details.

Output Disable Mode

When the OE# pin is at a logic high level (V_{IH}), the output from the EN39SL160H/L is disabled. The output pins are placed in a high impedance state.

Auto Select Identification Mode

The autoselect mode provides manufacturer and device identification, and block protection verification, through identifier codes output on DQ15–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (9.0 V to 11.0 V) on address pin A9. Address pins A8, A6, A1, and A0 must be as shown in Autoselect Codes table. In addition, when verifying block protection, the block address must appear on the appropriate highest order address bits. Refer to the corresponding block Address Tables. The Command Definitions table shows the remaining address bits that are don't-care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ15–DQ0.

To access the autoselect codes in-system; the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require V_{ID} . See "Command Definitions" for details on using the autoselect mode.



Write Mode

Write operations, including programming data and erasing sectors/blocks of memory, require the host system to write a command or command sequence to the device. Write cycles are initiated by placing the byte or word address on the device's address inputs while the data to be written is input on DQ[7:0] in Byte Mode (BYTE# = L) or on DQ[15:0] in Word Mode (BYTE# = H). The host system must drive the CE# and WE# pins Low and the OE# pin High for a valid write operation to take place. All addresses are latched on the falling edge of WE# and CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. The system is not required to provide further controls or timings. The device automatically provides internally generated program / erase pulses and verifies the programmed /erased cells' margin. The host system can detect completion of a program or erase operation by observing the RY/BY# pin, or by reading the DQ[7] (Data# Polling) and DQ[6] (Toggle) status bits.

The 'Command Definitions' section of this document provides details on the specific device commands implemented in the EN39SL160H/L.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of $t_{\rm RP}$, the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at Vss±0.3 V, the device draws CMOS standby current (lcc2). If RESET# is held at VIL but not within Vss±0.3 V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firm- ware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin will immediately go to a "1" but the actual internal operations may be active until t_{READY} (During Embedded Algorithms: 20us) amount of time has passed. The system thus must wait at least t_{READY} amount of time after the RESET# is asserted. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (Not during Embedded Algorithms: 500ns). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the DC Characteristics tables Icc3 for RESET# parameters and to the figures at page 26 on datasheet for the timing diagram.

Block /Block Group Protection and Unprotection

The hardware block protection feature disables both program and erase operations in any block. The hardware block unprotection feature re-enables both program and erase operations in previously protected blocks.

There are two methods to enabling this hardware protection circuitry. The first one requires only that the RESET# pin be at V_{ID} and then standard microprocessor timings can be used to enable or disable this feature. See Flowchart 7a and 7b for the algorithm and Figure 12 for the timings. When doing Block Unprotect, all the other blocks should be protected first.

The second method is meant for programming equipment. This method requires V_{ID} be applied to both OE# and A9 pin and non-standard microprocessor timings are used. This method is described in a separate document called EN39SL160H/L Supplement, which can be obtained by contacting a representative of Eon Silicon Solution, Inc.



Table 5. Block/Block Group Organization for (Un)Protection (Block Group 4~7)

Block Croup	Block	Sootor	Addres	s range
Block Group	Block	Sector	(X16)	(X8)
		511	0FF800h-0FFFFFh	1FF000h-1FFFFFh
	31			
		496	0F8000h-0F87FFh	1F0000h-1F0FFFh
		495	0F7800h-0F7FFh	1EF000h-1EFFFFh
	30			
7		480	0F0000h-0F07FFh	1E0000h-1E0FFFh
		479	0EF800h-0EFFFFh	1DF000h-1DFFFFh
	29			
		464	0E8000h-0E87FFh	1D0000h-1D0FFFh
		463	0E7800h-0E7FFFh	1CF000h-1CFFFFh
	28			
		448	0E0000h-0E07FFh	1C0000h-1C0FFFh
		447	0DF800h-0DFFFFh	1BF000h-1BFFFFh
	27	<u> </u>		
		432	0D8000h-0D87FFh	1B0000h-1B0FFFh
		431	0D7800h-0D7FFFh	1AF000h-1AFFFFh
	26			
6		416	0D0000h-0D07FFh	1A0000h-1A0FFFh
		415	0CF800h-0CFFFFh	19F000h-19FFFFh
	25			
		400	0C8000h-0C87FFh	190000h-190FFFh
		399	0C7800h-0C7FFFh	18F000h-18FFFFh
	24			
		384	0C0000h-0C07FFh	180000h-180FFFh
	_	383	0BF800h-0BFFFFh	17F000h-17FFFFh
	23			
		368	0B8000h-0B87FFh	170000h-170FFFh
		367	0B7800h-0B7FFFh	16F000h-16FFFFh
	22	<u> </u>		
5		352	0B0000h-0B07FFh	160000h-160FFFh
		351	0AF800h-0AFFFFh	15F000h-15FFFFh
	21	<u>:</u>		
_		336	0A8000h-0A87FFh	150000h-150FFFh
		335	0A7800h-0A7FFFh	14F000h-14FFFFh
	20	<u>:</u>	:	<u> </u>
		320	0A0000h-0A07FFh	140000h-140FFFh
	40	319	09F800h-09FFFFh	13F000h–13FFFFh
	19		:	:
_		304	098000h-0987FFh	130000h-130FFFh
	4.0	303	097800h-097FFFh	12F000h–12FFFFh
	18	:		100000: 100000:
4		288	090000h-0907FFh	120000h-120FFFh
	4-	287	08F800h-08FFFFh	11F000h–11FFFFh
	17	:		1100001 1105551
 		272	088000h-0887FFh	110000h-110FFFh
	40	271	087800h-087FFFh	10F000h-10FFFFh
	16	:		1000001 100000
		256	080000h-0807FFh	100000h-100FFFh



Table 5. Block/Block Group Organization for (Un)Protection (Block Group 0~3)

Disak Grave	Dlask	Conton	Addres	s range
Block Group	Block	Sector	(X16)	(X8)
		255	07F800h-07FFFFh	0FF000h-0FFFFh
	15			:
		240	078000h-0787FFh	0F0000h-0F0FFFh
		239	077800h-077FFFh	0EF000h-0EFFFFh
	14			
3		224	070000h-0707FFh	0E0000h-0E0FFFh
Ŭ		223	06F800h-06FFFFh	0DF000h-0DFFFFh
	13			
		208	068000h-0687FFh	0D0000h-0D0FFFh
		207	067800h-067FFFh	0CF000h-0CFFFFh
	12			
		192	060000h-0607FFh	0C0000h-0C0FFFh
		191	05F800h-05FFFFh	0BF000h-0BFFFFh
	11	<u> </u>		
		176	058000h-0587FFh	0B0000h-0B0FFFh
		175	057800h-057FFFh	0AF000h-0AFFFFh
	10			
2		160	050000h-0507FFh	0A0000h-0A0FFFh
_		159	04F800h-04FFFFh	09F000h-09FFFFh
	9			
		144	048000h-0487FFh	090000h-090FFFh
		143	047800h-047FFFh	08F000h-08FFFFh
	8			
		128	040000h-0407FFh	080000h-080FFFh
		127	03F800h-03FFFFh	07F000h-07FFFFh
	7			
		112	038000h-0387FFh	070000h-070FFFh
	_	111	037800h-037FFFh	06F000h-06FFFFh
	6			
1 -		96	030000h-0307FFh	060000h-060FFFh
	_	95	02F800h-02FFFFh	05F000h-05FFFFh
	5	<u>:</u>		
		80	028000h-0287FFh	050000h-050FFFh
	,	79 :	027800h-027FFFh	04F000h-04FFFFh
	4	<u>:</u>	:	:
		64	020000h-0207FFh	040000h-040FFFh
		63	01F800h-01FFFFh	03F000h-03FFFFh
	3	<u> </u>	:	:
_		48	018000h-0187FFh	030000h-030FFFh
	_	47	017800h-017FFFh	02F000h-02FFFFh
	2	:		
0		32	010000h-0107FFh	020000h-020FFFh
		31	00F800h-00FFFFh	01F000h-01FFFFh
	1			0400001 0405551
		16	008000h-0087FFh	010000h-010FFFh
		15	007800h-007FFFh	00F000h-00FFFFh
	0		:	
		0	000000h-0007FFh	000000h-000FFFh



Write Protect / Accelerated Program (WP# / ACC)

The WP#/ACC pin provides two functions. The Write Protect (WP#) function provides a hardware method of protecting the first or last 64K-byte Block. The ACC function allows faster manufacturing throughput at the factory, using an external high voltage.

When WP#/ACC is Low, the device protects the first or last 64K-byte Block; no matter the blocks are protected or unprotected using the method described in "Block/Block Group Protection & Chip Unprotection", Program and Erase operations in these blocks are ignored.

When WP#/ACC is High, the device reverts to the previous protection status of the first or last 64K-byte Block. Program and Erase operations can now modify the data in the first or last 64K-byte Block unless the block is protected using Block Protection.

When WP#/ACC is raised to V_{HH} the memory automatically enters the Accelerated Program mode, this mode permit the system to skip the normal command unlock sequences and program byte/word locations directly to reduces the time required for program operation. When WP#/ACC returns to V_{IH} or V_{IL} normal operation resumes. The transitions from V_{IH} or V_{IL} to V_{HH} and from V_{HH} to V_{IH} or V_{IL} must be slower than t_{VHH} , see Figure 14.


Note that the WP#/ACC pin must not be left floating or unconnected. In addition, WP#/ACC pin must not be at V_{HH} for operations other than accelerated programming. It could cause the device to be damaged.

Never raise this pin to V_{HH} from any mode except Read mode. Otherwise the memory may be left in an indeterminate state.

A $0.1\mu F$ capacitor should be connected between the WP#/ACC pin and the VSS Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during Accelerated Program mode.

Temporary Block Unprotect

This feature allows temporary unprotection of previously protected block groups to change data while in-system. The Block Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected blocks can be programmed or erased by simply selecting the Block addresses. Once is removed from the RESET# pin, all the previously protected blocks are protected again. See accompanying figure and timing diagrams for more details.



Notes:

- All protected blocks unprotected.
- 2. Previously protected blocks protected again.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for t_{acc} + 30ns. The automatic sleep mode is independent of the CE#, WE# and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output is latched and always available to the system. Icc_5 in the DC Characteristics table represents the automatic sleep mode current specification.



COMMON FLASH INTERFACE (CFI)

The Common Flash Interface (CFI) specification outlines device and host systems software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data.

The system can read CFI information at the addresses given in Tables 5-7. In word mode, the upper address bits (A7–MSB) must be all zeros. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode and the system can read CFI data at the addresses given in Tables 6–8. The system must write the reset command to return the device to the autoselect mode.

Table 6. CFI Query Identification String (1)

Adresses (Word Mode)	Adresses (Byte Mode)	Data	Description				
<u> </u>	` ,		Description				
10h	20h	0051h					
11h	22h	0052h	Query Unique ASCII string "QRY"				
12h	24h	0059h					
13h	26h	0002h	Primary OEM Command Set				
14h	28h	0000h	Primary Obin Command Set				
15h	2Ah	0040h	Address for Primary Extended Table				
16h	2Ch	0000h	Address for Primary Extended Table				
17h	2Eh	0000h	Alternate OEM Command set (00h = pone exists)				
18h	30h	0000h	Alternate OEM Command set (00h = none exists)				
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = nano exista)				
1Ah	34h	0000h	Address for Alternate OEM Extended Table (00h = none exists)				

^{1.} Refer to CFI publication 100 for more details.

Table 7. System Interface String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
1Bh	36h	0016h	Vcc Min (write /erase) DQ7-DQ4: volts, DQ3 –DQ0: 100 millivolts
1Ch	38h	0020h	Vcc Max (write /erase) DQ7-DQ4: volts, DQ3 –DQ0: 100 millivolts
1Dh	3Ah	0000h	Vpp Min. voltage (00h = no Vpp pin present)
1Eh	3Ch	0000h	Vpp Max. voltage (00h = no Vpp pin present)
1Fh	3Eh	0004h	Typical timeout per single byte/word program 2 ^N μs
20h	40h	0000h	Typical timeout for Min, size buffer write 2 ^N μs (00h = not supported)
21h	42h	000Ah	Typical timeout per individual sector/block erase 2 ^N ms
22h	44h	0000h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
23h	46h	0005h	Max. timeout for byte/word write 2^N times typical
24h	48h	0000h	Max. timeout for buffer write 2^N times typical
25h	4Ah	0004h	Max. timeout per individual sector/block erase 2^N times typical
26h	4Ch	0000h	Max timeout for full chip erase 2^N times typical (00h = not supported)



Table 8. Device Geometry Definition

Addresses (Word mode)	Addresses (Byte Mode)	Data	Description
27h	4Eh	0015h	Device Size = 2 ^N byte
28h	50h	0002h	Flash Device Interface description;
29h	52h	0000h	0002h = x8/x16 asynchronous interface.
2Ah	54h	0000h	Max. number of byte in multi-byte write = 2 ^N
2Bh	56h	0000h	(00h = not supported)
2Ch	58h	0002h	Number of Erase Sector/Block Regions within device
2Dh	5Ah	00FFh	Erase Sector Region 1 Information
2Eh	5Ch	0001h	(y+1 = Number of sectors; z x 256B = sector size)
2Fh	5Eh	0010h	y = 511 + 1 = 512 sectors (01FFh = 511)
30h	60h	0000h	z = 16 x 256 Bytes = 4 KByte/sector (0010h = 16)
31h	62h	001Fh	Erase Block Region 2 Information
32h	64h	0000h	(y+1 = Number of blocks; z x 256B = block size)
33h	66h	0000h	y = 31 + 1 = 32 blocks (001Fh = 31)
34h	68h	0001h	z = 256 x 256 Bytes = 64 KByte/block (0100h = 256)

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes as seen in the Command Definitions table. Additionally, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by false system level signals during Vcc power up and power down transitions, or from system noise.

Low V_{CC} Write Inhibit

When Vcc is less than V_{LKO} , the device does not accept any write cycles. This protects data during Vcc power up and power down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until Vcc is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when Vcc is greater than V_{LKO} .

Write Pulse "Glitch" protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} , or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one. If CE#, WE#, and OE# are all logical zero (not recommended usage), it will be considered a read.

Power-up Write Inhibit

During power-up, the device automatically resets to READ mode and locks out write cycles. Even with $CE\# = V_{IL}$, $WE\# = V_{IL}$ and $OE\# = V_{IH}$, the device will not accept commands on the rising edge of WE#.



COMMAND DEFINITIONS

The operations of EN39SL160H/L are selected by one or more commands written into the command register to perform Read/Reset Memory, Read ID, Read Block Protection, Program, Sector/Block Erase, Chip Erase, Erase Suspend and Erase Resume. Commands are made up of data sequences written at specific addresses via the command register. The sequences for the specified operation are defined in the Command Definitions table (Table 9). Incorrect addresses, incorrect data values or improper sequences will reset the device to Read Mode.

Table 9. EN39SL160H/L Command Definitions

								Bus (Cycles						
	Command Sequence		Cycles	_	st cle	_	nd cle	_	rd ycle		l th /cle	_	th Cle	6 Cy	th cle
				Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
R	ead		1	RA	RD	7 1.0.0.1		710.0.		7 1 3 1 3 1	2	7 1.4.1		7.0.0.	
	eset		1	XXX	F0										
	Manufacturer	Word		555		2AA		555		000 100	7F 1C				
	ID	Byte	4	AAA	AA A	555	55	AAA	90	000	7F 1C				
elect	Device ID Top Boot	Word Byte	4	555 AAA	AA	2AA 555	55	555 AAA	90	X01 X02	274A 4A				
Autoselect	Device ID Bottom Boot	Word Byte	4	555 AAA	AA	2AA 555	55	555 AAA	90	X01 X02	274B 4B				
	Block Protect	Word		555	2/	2AA	55	555		(BA) X02	XX00 XX01				
	Verify	Byte	4	AAA	AA	555		AAA 90	90	(BA) X04	00				
Pı	ogram	Word Byte	4	555 AAA	AA	2AA 555	55	555 AAA	A0	PA	PD				
С	nip Erase	Word Byte	6	555 AAA	AA	2AA 555	55	555 AAA	80	555 AAA	AA	2AA 555	55	555 AAA	10
ВІ	ock Erase	Word Byte	6	555 AAA	AA	2AA 555	55	555 AAA	80	555 AAA	AA	2AA 555	55	ВА	50
S	Sector Erase Word Byte		6	555 AAA	AA	2AA 555	55	555 AAA	80	555 AAA	AA	2AA 555	55	SA	30
E	Erase Suspend		1	XXX	B0										
Eı	Erase Resume		1	XXX	30										
С	FI Query	Word Byte	1	55 AA	98										

Address and Data values indicated in hex

RA = Read Address: address of the memory location to be read. This is a read cycle.

RD = Read Data: data read from location RA during Read operation. This is a read cycle.

PA = Program Address: address of the memory location to be programmed. X = Don't-Care

PD = Program Data: data to be programmed at location PA

BA = Block Address: address of the Block to be erased or verified. Address bits A19-A15 uniquely select any Block

SA = Sector Address: address of the Sector to be erased or verified. Address bits A19-A11 uniquely select any Sector



Reading Array Data

The device is automatically set to reading array data after power up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

Following an Erase Suspend command, Erase Suspend mode is entered. The system can read array data using the standard read timings, with the only difference in that if it reads at an address within erase suspended sectors/blocks, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception.

The Reset command must be issued to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See next section for details on Reset.

Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't-care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete. The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a block is protected. The Command Definitions table shows the address and data requirements. This is an alternative to the method that requires V_{ID} on address bit A9 and is intended for PROM programmers.

Two unlock cycles followed by the autoselect command initiate the autoselect command sequence. Autoselect mode is then entered and the system may read at addresses shown in Table 4 any number of times, without needing another command sequence.

The system must write the reset command to exit the autoselect mode and return to reading array data.

Word / Byte Programming Command

The device may be programmed by byte or by word, depending on the state of the Byte# Pin. Programming the EN39SL160H/L is performed by using a four bus-cycle operation (two unlock write cycles followed by the Program Setup command and Program Data Write cycle). When the program command is executed, no additional CPU controls or timings are necessary. An internal timer terminates the program operation automatically. Address is latched on the falling edge of CE# or WE#, whichever is last; data is latched on the rising edge of CE# or WE#, whichever is first.

Programming status may be checked by sampling data on DQ7 (DATA# polling) or on DQ6 (toggle bit). When the program operation is successfully completed, the device returns to read mode and the user can read the data programmed to the device at that address. Note that data can not be programmed from a 0



to a 1. Only an erase operation can change a data from 0 to 1. When programming time limit is exceeded, DQ5 will produce a logical "1" and a Reset command can return the device to Read mode.

Chip Erase Command

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Chip Erase algorithm are ignored.

The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Flowchart 4 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip, Sector/Block Erase Operation Timings for timing waveforms.

Sector/Block Erase Command Sequence

Sector/Block erase is a six bus cycle operation. The sector/block erase command sequence is initiated by writing two un-lock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector/block to be erased, and the sector/block erase command. The Command Definitions table shows the address and data requirements for the sector/block erase command sequence.

Once the sector/block erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to "Write Operation Status" for information on these status bits. Flowchart 4 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector/Block Erase Operations Timing diagram for timing waveforms.

Erase Suspend / Resume Command

The Erase Suspend command allows the system to interrupt a sector/block erase operation and then read data from, or program data to, any sector/block not selected for erasure. This command is valid only during the sector/block erase operation. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Addresses are don't-cares when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector/block erase operation, the device requires a maximum of 20 µs to suspend the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector/block not selected for erasure. (The device "erase suspends" all sector/blocks selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors/blocks produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector/block is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.



After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors/blocks. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information. The Autoselect command is not supported during Erase Suspend Mode.

The system must write the Erase Resume command (address bits are don't-care) to exit the erase suspend mode and continue the sector/block erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

WRITE OPERATION STATUS

DQ7: DATA# Polling

The EN39SL160H/L provides DATA# polling on DQ7 to indicate the status of the embedded operations. The DATA# Polling feature is active during the embedded Programming, Sector/Block Erase, Chip Erase, and Erase Suspend. (See Table 6)

When the embedded Programming is in progress, an attempt to read the device will produce the complement of the data last written to DQ7. Upon the completion of the embedded Programming, an attempt to read the device will produce the true data written to DQ7. For the embedded Programming, DATA# polling is valid after the rising edge of the fourth WE# or CE# pulse in the four-cycle sequence.

When the embedded Erase is in progress, an attempt to read the device will produce a "0" at the DQ7 output. Upon the completion of the embedded Erase, the device will produce the "1" at the DQ7 output during the read cycles. For Chip Erase, the DATA# polling is valid after the rising edge of the sixth WE# or CE# pulse in the six-cycle sequence. DATA# polling is valid after the last rising edge of the WE# or CE# pulse for chip erase or sector/block erase.

DATA# Polling must be performed at any address within a sector/block that is being programmed or erased and not a protected sector/block. Otherwise, DATA# polling may give an inaccurate result if the address used is in a protected block.

Just prior to the completion of the embedded operations, DQ7 may change asynchronously when the output enable (OE#) is low. This means that the device is driving status information on DQ7 at one instant of time and valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status of valid data. Even if the device has completed the embedded operations and DQ7 has a valid data, the data output on DQ0-DQ6 may be still invalid. The valid data on DQ0-DQ7 will be read on the subsequent read attempts.

The flowchart for DATA# Polling (DQ7) is shown on Flowchart 5. The DATA# Polling (DQ7) timing diagram is shown in Figure 8.

RY/BY#: Ready/Busy

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or completed. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to Vcc.

In the output-low period, signifying Busy, the device is actively erasing or programming. This includes programming in the Erase Suspend mode. If the output is high, signifying the Ready, the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.



DQ6: Toggle Bit I

The EN39SL160H/L provides a "Toggle Bit" on DQ6 to indicate to the host system the status of the embedded programming and erase operations. (See Table 6)

During an embedded Program or Erase operation, successive attempts to read data from the device at any address (by active OE# or CE#) will result in DQ6 toggling between "zero" and "one". Once the embedded Program or Erase operation is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During embedded Programming, the Toggle Bit is valid after the rising edge of the fourth WE# pulse in the four-cycle sequence. During Erase operation, the Toggle Bit is valid after the rising edge of the sixth WE# pulse for sector/block erase or chip erase.

In embedded Programming, if the block being written to is protected, DQ6 will toggles for about 2 μ s, then stop toggling without the data in the block having changed. In Sector/Block Erase or Chip Erase, if all selected blocks are protected, DQ6 will toggle for about 100 μ s. The chip will then return to the read mode without changing data in all protected blocks.

The flowchart for the Toggle Bit (DQ6) is shown in Flowchart 6. The Toggle Bit timing diagram is shown in Figure 9.

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed. Since it is possible that DQ5 can become a 1 when the device has successfully completed its operation and has returned to read mode, the user must check again to see if the DQ6 is toggling after detecting a "1" on DQ5.

The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1." Under both these conditions, the system must issue the reset command to return the device to reading array data.

DQ3: Sector/Block Erase Timer

After writing a sector/block erase command sequence, the output on DQ3 can be used to determine whether or not an erase operation has begun. (The sector/block erase timer does not apply to the chip erase command.) When sector/block erase starts, DQ3 switches from "0" to "1." This device does not support multiple sector/block erase command sequences so it is not very meaningful since it immediately shows as a "1" after the first 30h command. Future devices may support this feature.

DQ2: Erase Toggle Bit II

The "Toggle Bit" on DQ2, when used with DQ6, indicates whether a particular sector/block is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector/block is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. DQ2 toggles when the system reads at addresses within those sectors/blocks that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector/block is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors/blocks are selected for erasure. Thus, both status bits are required for sector/block and mode information. Refer to the following table to compare outputs for DQ2 and DQ6.



Flowchart 6 shows the toggle bit algorithm, and the section "DQ2: Toggle Bit" explains the algorithm. See also the "DQ6: Toggle Bit I" subsection. Refer to the Toggle Bit Timings figure for the toggle bit timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Flowchart 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7-DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7-DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Flowchart 6).

Write Operation Status

Operation		DQ7 (note2)	DQ6	DQ5 (note1)	DQ3	DQ2 (note2)	RY/BY#
Standar	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
d Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase	Reading within Erase Suspended Sector/Block	1	No Toggle	0	N/A	Toggle	1
Suspend	Reading within Non-Erase Suspended Sector/Block	Data	Data	Data	Data	Data	1
	Erase-Suspend Program	DQ7#	Toggle	0	N/A	N/A	0

^{1.} DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5:Exceeded Timing Limits" for more information.

^{2.} DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.



Table 10. Status Register Bits

DQ	Name	Logic Level	Definition	
		'1'	Erase Complete or erase Sector/Block in Erase suspend	
	DATA#	DATA#	'0'	Erase On-Going
7	POLLING	DQ7	Program Complete or data of non-erase Sector/Block during Erase Suspend	
		DQ7#	Program On-Going	
	TOGGLE	'-1-0-1-0-1-0-1-'	Erase or Program On-going	
6	BIT	DQ6	Read during Erase Suspend	
	DIT	'-1-1-1-1-1-1-'	Erase Complete	
5	TIME OUT BIT	'1'	Program or Erase Error	
3	TIME OUT BIT	'0'	Program or Erase On-going	
3	ERASE TIME	'1'	Erase operation start	
3	OUT BIT	'0'	Erase timeout period on-going	
2	TOGGLE BIT	'-1-0-1-0-1-0-1-'	Chip Erase, Sector/Block Erase or Erase suspend on currently addressed Sector/Block. (When DQ5=1, Erase Error due to currently addressed Sector/Block. Program during Erase Suspend on-going at current address	
		DQ2	Erase Suspend read on non Erase Suspend Sector/Block	

Notes:

DQ7 DATA# Polling: indicates the P/E C status check during Program or Erase, and on completion before checking bits DQ5 for Program or Erase Success.

DQ6 Toggle Bit: remains at constant level when P/E operations are complete or erase suspend is acknowledged. Successive reads output complementary data on DQ6 while programming or Erase operation are on-going.

DQ5 Time Out Bit: set to "1" if failure in programming or erase


DQ3 Sector/Block Erase Command Timeout Bit :Operation has started. Only possible command is Erase suspend (ES).

DQ2 Toggle Bit: indicates the Erase status and allows identification of the erased Sector/Block




EMBEDDED ALGORITHMS

Flowchart 1. Embedded Program




Flowchart 2. Embedded Program Command Sequence

See the Command Definitions section for more information on WORD mode.






Flowchart 3. Embedded Erase




Flowchart 4. Embedded Erase Command Sequence

See the Command Definitions section for more information on WORD mode.






Flowchart 5. DATA# Polling Algorithm



Notes:

(1) This second read is necessary in case the first read was done at the exact instant when the status data was in transition.

Flowchart 6. Toggle Bit Algorithm




Notes:

(2) This second set of reads is necessary in case the first set of reads was done at the exact instant when the status data was in transition.









Flowchart 7b. In-System Block Unprotect Flowchart






Table 11. DC Characteristics

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 1.65-1.95V)$


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
ILI	Input Leakage Current	0V≤ V _{IN} ≤ Vcc			±3	μΑ
ILO	Output Leakage Current	0V≤ V _{OUT} ≤ Vcc			±3	μΑ
1	Active Read Current (Byte mode)	CE# = V _{IL} , OE# = V _{IH} ,		5	10	mA
I _{CC1}	Active Read Current (Word mode)	F=5MHz		5	10	mA
I _{CC2}	Supply Current (Standby)	CE# = BYTE# = RESET# = Vcc (Note 1)		0.2	5.0	μΑ
I _{CC3}	VCC , Reset Current	CE# = BYTE# = RESET# = Vcc (Note 1)		0.2	5.0	μΑ
I _{CC4}	Supply Current (Program or Erase)	Program or Erase in progress		15	25	mA
I _{CC5}	Automatic Sleep Mode	$V_{IH} = Vcc \pm 0.2 V$ $V_{IL} = Vss \pm 0.2 V$		0.2	5.0	μΑ
VIL	Input Low Voltage		-0.5		0.3 x VCC	V
V _{IH}	Input High Voltage		0.7 x Vcc		Vcc + 0.3	٧
V_{OL}	Output Low Voltage	I _{OL} = 100 μA			0.1	>
V _{OH}	Output High Voltage	I _{OH} = -100 μA,	Vcc - 0.1			>
V _{ID}	A9 Voltage (Electronic Signature)		9.0	10.0	11.0	V
l _{ID}	A9 Current (Electronic Signature)	A9 = V _{ID}			50	μA
V_{LKO}	Supply voltage (Erase and Program lock-out)		1.2		1.5	V

Notes

- 1. BYTE# pin can also be GND \pm 0.3V. BYTE# and RESET# pin input buffers are always enabled so that they draw power if not at full CMOS supply voltages.
- 2. Maximum I_{CC} specifications are tested with Vcc = Vcc max.



Test Conditions



Test Specifications

Test Conditions	-70	Unit
Output Load Capacitance, C _L	30	pF
Input Rise and Fall times	5	ns
Input Pulse Levels	0.0-2.0	V
Input timing measurement reference levels	1/2 Vcc	V
Output timing measurement reference levels	1/2 Vcc	V




AC CHARACTERISTICS


Hardware Reset (Reset#) (T_a = -40°C to 85°C; V_{CC} = 1.65-1.95V)

Paramete	Description	Test	Speed	Unit
r Std	Description	Setup	-70	
t _{RP1}	RESET# Pulse Width (During Embedded Algorithms)	Min	10	us
t _{RP2}	RESET# Pulse Width (NOT During Embedded Algorithms)	Min	500	ns
t_RH	Reset# High Time Before Read	Min	50	ns
t _{RB1}	RY/BY# Recovery Time (to CE#, OE# go low)	Min	0	ns
t _{RB2}	RY/BY# Recovery Time (to WE# go low)	Min	50	ns
t _{READY1}	Reset# Pin Low (During Embedded Algorithms) to Read or Write	Max	20	us
t _{READY2}	Reset# Pin Low (NOT During Embedded Algorithms) to Read or Write	Max	500	ns

Figure 1. AC Waveforms for RESET# **Reset# Timings**



Reset Timing during Embedded Algorithms




Reset Timing NOT during Embedded Algorithms




AC CHARACTERISTICS Word / Byte Configuration (Byte#) (T_a = -40°C to 85°C; V_{CC} = 1.65-1.95V)

Std	Description		Speed	Unit
Parameter	Description		-70	
t _{BCS}	Byte# to CE# switching setup time	Min	0	ns
t _{CBH}	CE# to Byte# switching hold time	Min	0	ns
t _{RBH}	RY/BY# to Byte# switching hold time	Min	0	ns

Figure 2. AC Waveforms for BYTE#



Byte# timings for Read Operations



Byte #timings for Write Operations

Note: Switching BYTE# pin not allowed during embedded operations



Table 12. AC CHARACTERISTICS

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 1.65-1.95 \text{ V})$

Read-only Operations Characteristics

Parameter Symbols		Description		Test Set	tup	Speed Options	Unit
JEDEC	Standard					-70	
t _{AVAV}	t _{RC}	Read Cycle Tim	е		Min	70	ns
t _{AVQV}	t _{ACC}	Address to Outp	out Delay	CE# = V _{IL} OE# = V _{IL}	Max	70	ns
t_{ELQV}	t _{CE}	Chip Enable To	Output Delay	OE#=V _{IL}	Max	70	ns
t_{GLQV}	t _{OE}	Output Enable to	o Output Delay		Max	30	ns
t _{EHQZ}	t _{DF}	Chip Enable to	Output High Z		Max	20	ns
t _{GHQZ}	t _{DF}	Output Enable to	o Output High Z		Max	20	ns
t _{AXQX}	t _{OH}	Output Hold Time from Addresses, CE# or OE#, whichever occurs first			Min	0	ns
	↓ Output Enable		Read		Min	0	ns
	t _{OEH}	Hold Time	Toggle and Data# Polling		Min	10	ns

Notes:


1. High Z is Not 100% tested. 2. For – 70 Vcc = 1.65 – 1 Vcc =1.65 - 1.95V Output Load: 30pF

Input Rise and Fall Times: 5ns Input Rise Levels: 0.0 V to Vcc Timing Measurement Reference Level, Input and Output: 1/2 Vcc

3. For all others: Vcc =1.65 - 1.95V Output Load: 100 pF

Input Rise and Fall Times: 5 ns Input Pulse Levels: 0.0 V to Vcc Timing Measurement Reference Level, Input and Output: 1/2 Vcc

Figure 3. AC Waveforms for READ Operations



This Data Sheet may be revised by subsequent versions or modifications due to changes in technical specifications. ©2004 Eon Silicon Solution, Inc.,

www.eonssi.com



Table 13. AC CHARACTERISTICS

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 1.65\text{-}1.95V)$

Write (Erase/Program) Operations

	meter ibols	Descrip	ntion		Speed Options	
JEDEC	Standard	200011		-70	Unit	
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)		Min	70	ns
t _{AVWL}	t _{AS}	Address Setup Time		Min	0	ns
t _{WLAX}	t _{AH}	Address Hold Time		Min	45	ns
t _{DVWH}	t _{DS}	Data Setup Time		Min	30	ns
t _{WHDX}	t _{DH}	Data Hold Time		Min	0	ns
	toes	Output Enable Setup Time		Min	0	ns
t _{GHWL}	t _{GHWL}	Read Recovery Time before Write (OE# High to WE# Low)		Min	0	ns
t _{ELWL}	t _{CS}	CE# Setup Time		Min	0	ns
t _{WHEH}	t _{CH}	CE# Hold Time		Min	0	ns
t _{WLWH}	t _{WP}	Write Pulse Width		Min	35	ns
t _{WHDL}	t _{WPH}	Write Pulse Width High		Min	20	ns
t _{WHWH1}	t _{WHWH1}	Programming Operation	Byte	Тур	5	μs
WHWH1	WHWH1	(Note 2)	Word	Тур	7	μs
			Sector	Тур	0.09	S
t _{WHWH2}	t _{WHWH2}	Erase Operation (Note 2)	Block	Тур	0.4	S
			Chip	Тур	7	s
	t _{VCS}	Vcc Setup Time (Note 1)		Min	50	μs
	t _{RB}	Recovery Time from RY/BY#	!	Min	0	ns
	t _{BUSY}	Program/Erase Valid to RY/E	3Y# Delay	Max	70	ns

Notes:

1. Not 100% tested.

2. See Erase and Programming Performance for more information.

Rev. E, Issue Date: 2009/07/13



Table 14. AC CHARACTERISTICS

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 1.65\text{-}1.95V)$

Write (Erase/Program) Operations Alternate CE# Controlled Writes

Parameter Symbols		Descripti	on		Speed Options	
JEDEC	Standard			-70	Unit	
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)		Min	70	ns
t _{AVEL}	t _{AS}	Address Setup Time		Min	0	ns
t _{ELAX}	t _{AH}	Address Hold Time		Min	45	ns
t _{DVEH}	t _{DS}	Data Setup Time		Min	30	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0	ns	
	t _{OES}	Output Enable Setup Time		Min	0	ns
t _{GHEL}	t _{GHEL}	Read Recovery Time before W (OE# High to CE# Low)	/rite	Min	0	ns
t _{WLEL}	t _{WS}	WE# Setup Time		Min	0	ns
t _{EHWH}	t _{WH}	WE# Hold Time		Min	0	ns
t _{ELEH}	t _{CP}	CE# Pulse Width		Min	35	ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High		Min	20	ns
4		↓ Programming Operation	Byte	Тур	5	μs
t _{WHWH1}	t _{WHWH1}	(Note 2)	Word	Тур	7	μs
				Тур	0.09	s
t _{WHWH2}	t _{WHWH2}	Erase Operation	Block	Тур	0.4	s
		(Note 2)	Chip	Тур.	7	s

Notes:

Not 100% tested.
 See Erase and Programming Performance for more information.



Table 15. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Comments	
Parameter	Typ Max Unit				
Sector Erase Time	0.09	0.4	sec		
Block Erase Time	0.18	2	sec	Excludes 00H programming prior to erasure	
Chip Erase Time	4	35	sec		
Word Programming Time	8	200	μs	Firely deep anatom layed a valle and	
Chip Programming Time	8	11		Excludes system level overhead	
Erase/Program Endurance	100K		cycles	Minimum 100K cycles	

Table 16. 48-PIN TSOP PIN CAPACITANCE @ 25°C, 1.0MHz

 $(V_{CC} = 1.65-1.95V)$

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	7.5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8.5	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	7.5	9	pF

Table 17. DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
	150°C	10	Years
Data Retention Time	125°C	20	Years


This Data Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.

37 ©2004 Eon Silicon Solution, Inc., www.eonssi.com



AC CHARACTERISTICS

Figure 4. AC Waveforms for Chip Erase Operations Timings




- 1. VA=Valid Address for reading status, D_{out}=true data at read address.
- 2. V_{cc} shown only to illustrate t_{vcs} measurement references. It cannot occur as shown during a valid command sequence.



AC CHARACTERISTICS


Figure 5. AC Waveforms for Block Erase Operations Timings



- 1. BA=Block Address (for block erase), VA=Valid Address for reading status, D_{out}=true data at read address.
- 2. V_{cc} shown only to illustrate t_{vcs} measurement references. It cannot occur as shown during a valid command sequence.




Figure 6. AC Waveforms for Sector Erase Operations Timings



- 1. SA=Sector Address (for sector erase), VA=Valid Address for reading status, D_{out} =true data at read address. 2. V_{cc} shown only to illustrate t_{vcs} measurement references. It cannot occur as shown during a valid command sequence.




Figure 7. Program Operation Timings



- PA=Program Address, PD=Program Data, D_{OUT} is the true data at the program address.
 V_{CC} shown in order to illustrate t_{VCS} measurement references. It cannot occur as shown during a valid command sequence.




Figure 8. AC Waveforms for /DATA Polling During Embedded Algorithm Operations



- 1. VA=Valid Address for reading Data# Polling status data
- 2. This diagram shows the first status cycle after the command sequence, the last status read cycle and the array data read cycle.

Figure 9. AC Waveforms for Toggle Bit During Embedded Algorithm Operations




This Data Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.

©2004 Eon Silicon Solution, Inc., ww



Figure 10. Alternate CE# Controlled Write Operation Timings



PA = address of the memory location to be programmed.

PD = data to be programmed at byte address.

VA = Valid Address for reading program or erase status

D_{out} = array data read at VA

Shown above are the last two cycles of the program or erase command sequence and the last status read cycle Reset# shown to illustrate t_{RH} measurement references. It cannot occur as shown during a valid command sequence.

Figure 11. DQ2 vs. DQ6







Figure 12. Block Protect/Unprotect Timing Diagram



Use standard microprocessor timings for this device for read and write cycles. For Block Protect, use A6=0, A1=1, A0=0. For Block Unprotect, use A6=1, A1=1, A0=0.


Temporary Block Unprotect

Parameter Description			Speed Option	Unit
			-70	
t _{VIDR}	V _{ID} Rise and Fall Time	Min	500	ns
t _{RSP}	RESET# Setup Time for Temporary Block Unprotect(Note)	Min	4	μS

Notes: t_{RSP} is Not 100% tested.



Figure 13. Temporary Block Unprotect Timing Diagram



Write Protect / Accelerated Program

Figure 14. Accelerated Program Timing Diagram







FIGURE 15. 48L TSOP 12mm x 20mm package outline




SYMBOL	DIMENSION IN MM			
STWIBOL	MIN.	NOR	MAX	
Α			1.20	
A1	0.05		0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
E	11.9	12.00	12.10	
е		0.50		
b	0.17	0.22	0.27	
L	0.5	0.60	0.70	
L1		0.25		
R	0.08		0.20	
θ	00	3 ⁰	5 ⁰	


Note: 1. Coplanarity: 0.1 mm


Max. allowable mold flash is 0.15 mm at the pkg ends, 0.25 mm between leads.



Figure 16. 48L TFBGA 6mm x 8mm package outline








SYMBOL	DIMENSION IN MM			
STWIBUL	MIN.	NOR	MAX	
Α			1.30	
A1	0.23	0.29		
A2	0.84	0.91		
D	7.90	8.00	8.10	
E	5.90	6.00	6.10	
D1		5.60		
E1		4.00		
е		0.80		
b	0.35	0.40	0.45	

Note: 1. Coplanarity: 0.1 mm

Rev. E, Issue Date: 2009/07/13



Figure 17. 48L WFBGA 4mm x 6mm package outline



Note: Controlling dimensions are in millimeters (mm).



ABSOLUTE MAXIMUM RATINGS

Parameter		Value	Unit
Storage Temperature		-65 to +150	\mathbb{C}
Plastic	Packages	-65 to +125	$^{\circ}\mathbb{C}$
Ambient Temperature With Power Applied		-55 to +125	\mathbb{C}
Output Short Circuit Current ¹		200	mA
	A9, OE#, Reset# ²	-0.5 to +11.5	V
Voltage with Respect to Ground	All other pins ³	-0.5 to Vcc+0.5	V
	Vcc	-0.5 to + Vcc+0.5	V


Notes:

- 1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
- Minimum DC input voltage on A9, OE#, RESET# pins is -0.5V. During voltage transitions, A9, OE#, RESET# pins may undershoot V_{ss} to -1.0V for periods of up to 50ns and to -2.0V for periods of up to 20ns. See figure below. Maximum DC input voltage on A9, OE#, and RESET# is 11.5V which may overshoot to 12.5V for periods up to 20ns.
- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V_{ss} to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V_{cc} + 0.5 V. During voltage transitions, outputs may overshoot to V_{cc} + 1.5 V for periods up to 20ns. See figure below.
 Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating
- 4. Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

RECOMMENDED OPERATING RANGES¹

Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	°C
Operating Supply Voltage Vcc	Full Voltage Range: 1.65 to 1.95	V

^{1.} Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform

Maximum Positive Overshoot Waveform

Rev. E, Issue Date: 2009/07/13



Purpose

Eon Silicon Solution Inc. (hereinafter called "Eon") is going to provide its products' top marking on ICs with < cFeon > from January 1st, 2009, and without any change of the part number and the compositions of the ICs. Eon is still keeping the promise of quality for all the products with the same as that of Eon delivered before. Please be advised with the change and appreciate your kindly cooperation and fully support Eon's product family.

Eon products' New Top Marking



cFeon Top Marking Example:

cFeon

Part Number: XXXX-XXX
Lot Number: XXXXX
Date Code: XXXXX


For More Information

Please contact your local sales office for additional information about Eon memory solutions.

Rev. E, Issue Date: 2009/07/13



ORDERING INFORMATION



160 = 16 Megabit (2048K x 8 / 1024K x 16)



Revisions List

Revision No	Description	Date
A	Initial Release	2009/04/03
В	To modify Table 11, lcc1 active read current (max.) from 6mA to 10mA on page 3	2009/05/13
С	 Modify TFBGA ball diagram (BYTE# and RY/BY# pins are changed to NC status) Removal of WLGA 5mm x 6mm package definition 	2009/06/08
D	 Removal of all of 90ns descriptions modify the max sector erase time to 0.4s 	2009/06/15
E	Modify the datasheet name from EN39SL160 to EN39SL160H/L	2009/07/13