

nanoNET TRX Transceiver (NA1TR8)

Datasheet

Version 2.09

NA-03-0111-0239-2.09



Document Information

Document Title: nanoNET TRX Transceiver (NA1TR8) Datasheet
Document Version: 2.09
Published (yyyy-mm-dd): 2007-12-20
Current Printing: 2007-12-20, 4:22 pm
Document ID: NA-03-0111-0239-2.09
Document Status: Released

Disclaimer

Nanotron Technologies GmbH believes the information contained herein is correct and accurate at the time of release. Nanotron Technologies GmbH reserves the right to make changes without further notice to the product to improve reliability, function or design. Nanotron Technologies GmbH does not assume any liability or responsibility arising out of this product, as well as any application or circuits described herein, neither does it convey any license under its patent rights.

As far as possible, significant changes to product specifications and functionality will be provided in product specific Errata sheets, or in new versions of this document. Customers are encouraged to check the Nanotron website for the most recent updates on products.

Trademarks

nanoNET® is a registered trademark of Nanotron Technologies GmbH. All other trademarks, registered trademarks, and product names are the sole property of their respective owners.

This document and the information contained herein is the subject of copyright and intellectual property rights under international convention. All rights reserved. No part of this document may be reproduced, stored in a retrieval system, or transmitted in any form by any means, electronic, mechanical or optical, in whole or in part, without the prior written permission of Nanotron Technologies GmbH.

Copyright © 2007 *Nanotron Technologies GmbH*.

Life Support Policy

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nanotron Technologies GmbH customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nanotron Technologies GmbH for any damages resulting from such improper use or sale.

Electromagnetic Interference / Compatibility

Nearly every electronic device is susceptible to electromagnetic interference (EMI) if inadequately shielded, designed, or otherwise configured for electromagnetic compatibility.

To avoid electromagnetic interference and/or compatibility conflicts, do not use this device in any facility where posted notices instruct you to do so. In aircraft, use of any radio frequency devices must be in accordance with applicable regulations. Hospitals or health care facilities may be using equipment that is sensitive to external RF energy.

With medical devices, maintain a minimum separation of 15 cm (6 inches) between pacemakers and wireless devices and some wireless radios may interfere with some hearing aids. If other personal medical devices are being used in the vicinity of wireless devices, ensure that the device has been adequately shielded from RF energy. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.



CAUTION! Electrostatic Sensitive Device. Precaution should be used when handling the device in order to prevent permanent damage.

Table of Contents

List of Tables	V
List of Figures	V
1 Chip Summary	1
1.1 Quick Reference Data	2
1.2 Block Diagram – Simplified	3
1.3 Sample Application	4
2 General Description	5
3 Block Diagram	6
4 Absolute Maximum Ratings	7
5 Nominal Conditions	7
6 Pin Connections (MLF44 7X7 mm)	8
7 Pin Description	8
8 Electrical Specifications	11
8.1 General DC Parameters	11
8.2 Transmitter (TX) Parameters	12
8.3 Receiver (RX) Parameters	13
8.4 Digital Interface Parameters	14
8.5 Power Management and Sleep/Wake-Up Circuitry Parameters	14
8.6 Interface to Digital Controller Parameters	15
9 Timing Diagrams	17
9.1 Switch Time from TX to RX (from Ack to Data mode)	17
9.2 Switch Time from TX to RX (from Data to Ack mode)	17
9.3 Switch Time from RX to TX (from Ack to Data mode)	17
9.4 Switch Time from RX to TX (from Data to Ack mode)	18
9.5 Turn-On Time TX	18
9.6 Turn-On Time RX	19
9.7 16 MHz Crystal Start-Up Time	19
9.8 LO Frequency Calibration Time	19
9.9 SPI Bus Read and Write Timing	19
10 Output Power Control	21
11 Package Dimensions	23
12 Tape and Reel Information	24
12.1 Reel Dimensions	24
12.2 Tape Dimensions	24
13 Ordering Information	25
A1 Sample Application	27
A1.1 Recommended Circuitry	27
A1.2 Recommended PCB Layout for RF Part	28

A1.3 Recommended PCB Layout for IF Part	31
A2 Reference Design	33
A2.1 Reference Design Bill of Materials	39
A3 Abbreviations.....	41
Revision History.....	43
About Nanotron Technologies GmbH	44

List of Tables

Table 1: Quick reference data	2
Table 2: Absolute maximum ratings	7
Table 3: nanoNET TRX Transceiver (NA1TR8) pin description	8
Table 4: General DC parameters	11
Table 5: Transmitter (TX) parameters	12
Table 6: Receiver (RX) parameters	13
Table 7: Digital sensor/actuator interface parameters	14
Table 8: Power management and sleep/wake-up circuitry parameters	14
Table 9: Interface to digital controller parameters	15
Table 6: SPI timing values	20
Table 10: Package dimensions labels (unless specified, dimensions are in millimeters)	23
Table 11: Reference design bill of materials	39

List of Figures

Figure 1: nanoNET TRX (NA1TR8) block diagram - simplified	3
Figure 2: Example application showing recommended circuitry	4
Figure 3: nanoNET TRX Transceiver block diagram (simplified)	6
Figure 4: nanoNET TRX (MLF44) pin connections	8
Figure 5: Switch time from TX to RX (from Ack to Data mode)	17
Figure 6: Switch time from TX to RX (from Data to Ack mode)	17
Figure 7: Switch time from RX to TX (from Ack to Data mode)	17
Figure 8: Switch time from RX to TX (from Data to Ack mode)	18
Figure 9: Turn-on time TX: time = tTxTO	18
Figure 10: Turn-on time RX: time = tRxTO	19
Figure 11: SPI bus write timing	19
Figure 12: SPI bus read timing	20
Figure 13: nanoNET TRX output power (pout[dBm] by register value)	21
Figure 14: Total current consumption (IDDA[mA] by register value)	21
Figure 15: Total current consumption (IDDA[mA] by output power [dBm])	22
Figure 16: MLF44 7x7 package dimensions	23
Figure 17: Reel dimensions	24
Figure 18: Tape dimensions	24
Figure 19: Example application showing recommended circuitry	27
Figure 20: Recommended PCB layout for RF part: schematic 1 of 1	28
Figure 21: RF part: PCB board overview	29
Figure 22: RF part: names	29
Figure 23: RF part: top layer	30
Figure 24: RF part: layer 2	30
Figure 25: RF part: layer 3	30

Figure 26: RF part: bottom layer 30

Figure 27: Recommended PCB layout for IF part: schematic 1 of 1 31

Figure 28: IF part: PCB board overview 31

Figure 29: IF part: names 32

Figure 30: IF part: top layer 32

Figure 31: IF part: layer 2 32

Figure 32: IF part: layer 3 32

Figure 33: IF part: bottom layer 32

Figure 34: Reference design: schematic 1 of 3 33

Figure 35: Reference design: schematic 2 of 3 34

Figure 36: Reference design: schematic 3 of 3 35

Figure 37: Reference design: top layer 36

Figure 38: Reference design: layer 2 36

Figure 39: Reference design: layer 3 36

Figure 40: Reference design: bottom layer 37

Figure 41: Reference design: top layer names 37

Figure 42: Reference design: bottom layer names (Inverted) 37

Figure 43: Reference design: layers, standard structure (example) 38

1 Chip Summary

The *nanoNET chip* is a low-power, highly integrated mixed signal chip utilizing Nanotron's unique wireless Chirp Spread Spectrum (CSS) communication technology.

This innovative modulation technique permits the development of chips that have extremely low power consumption, operate over a wide range of temperatures, and perform effortlessly in robust wireless networks operating in the 2.45 GHz ISM band.

This chip offers an ideal solution for battery powered applications that require a reliable and extremely long operating lifetime, such as several years.

For communication over the air, CSS uses Upchirps and Downchirps with a symbol duration of $T_{symbol} = 1 \mu s$ and an effective bandwidth of $B_{chirp} = 64 \text{ MHz}$.

A wide variety of systems and applications can be developed with this novel technology, with the additional advantage of being able to select from data rates of either 500 kbps, 1 Mbps, or 2 Mbps.

Conveniently, only a minimal number of external components are required to build a fully operational bi-directional communication node.



Target Applications

Industries that can benefit from *nanoNET's* robust, reliable communication include, but are not limited to:

- Active RFID
- Industrial Control and Monitoring
- Home Automation
- Meter and Sensor Reading

Key Features¹

- Provides a single chip solution for a 2.45 GHz ISM band RF transceiver
- Allows unregulated 2.4 V ... 3.6 V supply voltage
- Includes an integrated SPI (slave mode only)
- Includes an integrated microcontroller management function
- Provides a maximum data rate of 2 Mbps
- Provides a maximum range for LOS (without interferers) at 900 m outdoors and 60 m indoors (with optimal conditions)
- Uses an effective chirp bandwidth of 64 MHz
- Receiver sensitivity is -92 dBm @ 1 Mbps
- Carrier to Interference is $C/I = -3...0 \text{ dB}$ @ $C = -82 \text{ dBm}$
- Processing gain is 17 dB
- Current consumption is 35 mA (RX), 78 mA (TX) @ 8 dBm
- Standby current with active RTC is 1.5 μA
- Allows an operating temperature range of between -40° C to +85° C
- Includes an integrated 4 channel digital I/O
- Includes an integrated MAC controller
- Provides a 32.768 kHz clock for microcontrollers
- Includes a programmable clock output at digital output

1. At nominal conditions, except otherwise specified. (See *Nominal Conditions* on page 7.)

1.1 Quick Reference Data

Table 1: Quick reference data

Parameter	Value	Unit
Maximum supply voltage	3.6	V
Minimum supply voltage	2.4	V
Maximum output power	8	dBm
Maximum data rate	2	Mbps
Typical receiver sensitivity at nominal conditions ^a	-92	dBm
Typical receiver sensitivity @ 2 Mbps	-86	dBm
Typical supply current		
In transmit mode @ -15 dBm output power & nominal conditions ^a	58	mA
In transmit mode @ -5 dBm output power & nominal conditions ^a	64	mA
In receive mode & nominal conditions ^a	35	mA
In standby mode with active RTC ^b	1.5	µA
Operating temperature range	-40 to +85	°C
Typical Operating Voltages		
Typical power supply voltage V _{DDA} (analog block)	3	V
Typical power supply voltage V _{DD} (digital block)	3	V
Modulation method	Chirp	–
Operating frequency range		
Minimum	2400	MHz
Typical	2441.750	MHz
Maximum	2483.5	MHz

a. See *Nominal Conditions* on page 7.

b. Under nominal conditions. See *Nominal Conditions* on page 7.

1.2 Block Diagram – Simplified




Figure 1: nanoNET TRX (NA1TR8) block diagram - simplified

1.3 Sample Application

The following application is an example of the *nanoNET TRX Transceiver* used with a temperature measurement and control device.




Figure 2: Example application showing recommended circuitry

Note: A full description of the sample application and PCB layout is provided in Appendix 1: *Sample Application* on page 27.

2 General Description

The *nanoNET* IC is an extremely low power, highly integrated mixed signal chip utilizing Chirp Spread Spectrum (CSS), a novel wireless communication technology developed by *Nanotron Technologies*.


Fully Integrated Chip

The *nanoNET* chip is a fully integrated transceiver consisting of:

- a complete analog receiver (from antenna input to the demodulated digital data output).
- a complete transmitter (from digital data input to RF power amplifier output which can be directly connected to the antenna input) with additional support for an external power transistor. An external transistor or amplifier can boost transmission power from, for example, $+8\text{ dBm}$ to $+20\text{ dBm}$ (6.3 mW to 100 mW respectively).
- a programmable digital controller communicating with an external microcontroller via a serial peripheral interface (SPI). This controller incorporates a baseband controller and a Medium Access Controller (MAC). The baseband controller performs the processing of data (framing, error correction, en/decryption, and so on) while the MAC controller applies CSMA/CA, TDMA or hybrid-access schemes for medium access.

About Chirp Spread Spectrum

Using CSS, this chip produces Upchirps and Downchirps with a symbol duration of $T_{\text{symbol}} = 1\mu\text{s}$ and an effective frequency bandwidth of $B_{\text{chirp}} = 64\text{ MHz}$. CSS enables the development of different systems where application software can select physical data rates of 500 kbps , 1 Mbps , or 2 Mbps .



This IC is designed in such a way that only a minimum number of external elements are required to develop a fully operational bi-directional wireless communication node. Even very slow microcontrollers can work together with this high speed transceiver, due to its use of FIFOs (First In, First Out).

The *nanoNET* chip provides two buffers (a 1024 bit receive buffer and a 1024 bit transmit buffer) dedicated to storing the payload of either received packets or ready to be transmitted data packets. These buffers can be accessed independently of each other – the receive buffer can receive data from the antenna while the transmit buffer can simultaneously be filled with data for the next packet transmission.

Programmable Digital Support Block

A programmable support block is provided, which consists of a real time clock, wake up circuitry, power management, low battery voltage measurement, and several adjustment and calibration functions for the analog part of the transceiver.

The digital IO pin number 4 (DiIO4) on the chip provides a 32.768 kHz clock for use by an external microcontroller on chip startup. It can be switched off after power up if not needed or it can be programmed to operate in another frequency (32.768 kHz or from 125 kHz to 16 MHz). Furthermore, the three other digital IO pins (DiIO1, DiIO2, DiIO3) provided by the chip can also be programmed to operate in a frequency in the same range as DiIO4.

Moreover, all important functions of this block can be setup and controlled by an application software. A *Receive Signal Strength Indicator* (RSSI) is also provided, which can be supported and controlled by the application. This RSSI value is required when CSMA is implemented and can be used, for example, to indicate when the air interface is free or busy.

The bit processing methods of the *nanoNET* chip include:

- Scrambling
- CRC (Cyclic Redundancy Check) generation and checking (CRC types include: ISO/IEC3309, CCITT X.25, X.75, ETS 300 125 / IEC 60870-5-1 / CCITT-32)
- 128 bit encryption/decryption (stream cipher with support of one time pads)
- FEC (forward error correction) block coded

Scrambling, encryption/decryption, and FEC can be enabled by the application, while the CRC type is selectable.

Transmission power can be programmed by the application and can be reduced in steps (from maximum $+8\text{ dBm}$) in a range of $\text{Gain} \geq 35\text{ dB}$. This means that the transmission power can vary from -27 dBm to $+8\text{ dBm}$ without any additional external power amplifier or attenuator.

Receiver Sensitivity

The sensitivity of the *nanoNET TRX Transceiver* is defined by the raw data mode (data not coded or encrypted in anyway) where $\text{BER} = 0.001$. Sensitivity is $P_{\text{sensitivity}} = -92\text{ dBm}$ or better. For an isotropic antenna, link budget is equal to $A_{\text{link_budget}} = 100\text{ dB}$.

3 Block Diagram




Figure 3: nanoNET TRX Transceiver block diagram (simplified)

4 Absolute Maximum Ratings

Table 2: Absolute maximum ratings

Parameter	Value ^a	Units	Item
Maximum received power	-20	dBm	5.1
Temperatures			5.2
Operating temperature (operating ambient temperature range)	+85	°C	5.3
Operating junction temperature (operating junction temperature range in TX mode)	+95	°C	5.4
Operating junction temperature (operating junction temperature range in RX mode)	+90	°C	5.5
Storage temperature (storage temperature range)	+125	°C	5.6
Reflow solder temperature (lead-free package)	+242	°C	5.7
Total power dissipation	450	mW	5.8
Supply voltage (V_{DDA} , V_{DDD})	3.6	V	5.9

a. It is critical that the ratings provided in Absolute Maximum Ratings be carefully observed. Stress exceeding one or more of these limiting values may cause permanent damage to the device.

5 Nominal Conditions

Nominal conditions are as specified below, except otherwise specified:

- Reference design (for measurement purposes only) has been used. See *Reference Design* on page 33.
- $T_{\text{junct}} = 30^{\circ}\text{C}$
- $V_{\text{SSA}} = V_{\text{SSD}} = \text{GND}$
- $V_{\text{DDA}} = V_{\text{DDD}} = 3.0\text{V}$
- Transmission/reception @ 1 Mbps and up/down chirp mode.
- Raw data mode: no CRC, no FEC, no encryption, no bit scrambling.
- BER = 0.001 during receive period.
- RF output power during transmit phase = 6.3 mW (+8 dBm) EIRP measured during continuous transmission.
- All RF ports are matched according to this specification.
- For range measurement, two identical *nanoNET* systems equipped with antennae representing 1.6 dBi gain have been used. Antennae with vertical E-polarization and omnidirectional horizontal radiation pattern have been used.
- Outdoor (open space) range measurement was performed on flat terrain, without vegetation higher than 0.2 m above ground, and without visible obstacles and other objects that could reasonably influence measurement results. Antennae for both *nanoNET* systems have been located 1.5 m above ground.
- Indoor range measurement was performed inside typical European office building where both *nanoNET* systems were located on the same floor.
- All RF powers (TX output power, RX sensitivity, etc.) are measured on the IC terminals (pins) under impedance matched conditions.

6 Pin Connections (MLF44 7X7 mm)




Figure 4: nanoNET TRX (MLF44) pin connections

Note: The pinning of the nanoNET TRX Transceiver described in this datasheet includes a 44 pin package. See *Package Dimensions* on page 23.

7 Pin Description

Table 3: nanoNET TRX Transceiver (NA1TR8) pin description

Pin	Name	Type	Description
1	V _{DDA}	–	Power supply for analog part.
2	Xtal2B	Input	Input for 32.768 kHz quartz oscillator.
3	Xtal2A	Input	Input for 32.768 kHz quartz oscillator.
4	Xtal1A	Input	Input for 16 MHz reference quartz oscillator.
5	Xtal1B	Input	Input for 16 MHz reference quartz oscillator.
6	TxRx	Output	External power amplifier control pin. Allows the use of an external amplifier. When activated by the register RfTxExtPampEnOutEn, this pin goes to low during TX mode. During non-transmit cycles, it has high-impedance. When not activated, it always has high-impedance.
7	V _{SSD}	–	Ground (digital).
8	μClrq	Output	Interrupt request to external microprocessor.
9	μCReset	Output	Reset for external microprocessor.

Table 3: nanoNET TRX Transceiver (NA1TR8) pin description

Pin	Name	Type	Description
10	SpiSsn	Input	Serial Peripheral Interface Slave Select (low active) is externally asserted before the microcontroller (master) can exchange data with the <i>nanoNET TRX</i> IC. Must be low before data transactions and must stay low for the duration of the transaction.
11	V _{DDDCap}	–	V _{DDDCap} blocking capacitor pad used for blocking the internal digital power supply by at least one 100nF capacitor connected to VSSD.
12	V _{DDD}	–	Power supply for digital part.
13	V _{SSD}	–	Ground (digital).
14	SpiTxD	Output	Serial Peripheral Interface Transmit Data (MISO).
15	SpiClk	Input	Serial Peripheral Interface Clock is generated by the microcontroller (master) and synchronizes data movement in and out of the device through the SpiRxD and SpiTxD respectively.
16	SpiRxD	Input	Serial Peripheral Interface Receive Data (MOSI).
17	DiIO1	Input/ Output	Digital Input or Output (programmable), line 1.
18	DiIO2	Input/ Output	Digital Input or Output (programmable), line 2.
19	DiIO3	Input/ Output	Digital Input or Output (programmable), line 3.
20	DiIO4	Input/ Output	Digital Input or Output (programmable), line 4. Note: 32.768 kHz clock operating on this pin after reset/power up.
21	V _{SSD}	–	Ground (digital).
22	V _{DDD}	–	Power supply for digital part.
23	μCVccExt	Output	Power supply for external microprocessor
24	Power UpReset	Input	Power up reset line.
25	V _{SSD}	Input	Ground (digital).
26	AGCCap	–	Capacitor for AGC.
27	AFCCap	–	Capacitor for AFC.
28	IfInN2	Input	IF Input (channel 2, down-chirp) - connected to port B of Complementary Dispersive Delay Line (CDDL), line N.
29	IfInP2	Input	IF Input (channel 2, down-chirp) - connected to port B of Complementary Dispersive Delay Line (CDDL), line P.
30	V _{SSA}	–	Ground (analog).

Table 3: nanoNET TRX Transceiver (NA1TR8) pin description

Pin	Name	Type	Description
31	IfInP1	Input	IF Input (channel 1, up-chirp) - connected to port C of Complementary Dispersive Delay Line (CDDL), line P.
32	IfInN1	Input	IF Input (channel 1, up-chirp) - connected to port C of Complementary Dispersive Delay Line (CDDL), line N.
33	V _{DDA}	–	Power supply for analog part.
34	IfOutP	Output	IF Output - connected to port A of Complementary Dispersive Delay Line (CDDL), line P.
35	IfOutN	Output	IF Output - connected to port A of Complementary Dispersive Delay Line (CDDL), line N.
36	V _{SSA}	–	Ground (analog).
37	RxB	Input	Receiver input.
38	RxA	Input	Receiver input.
39	V _{SSA}	–	Ground (analog).
40	TxB	Output	Transmitter output.
41	TxA	Output	Transmitter output.
42	V _{SSA}	–	Ground (analog).
43	V _{SSA}	–	Ground (analog).
44	V _{DDA}	–	Power supply for analog part.

8 Electrical Specifications

8.1 General DC Parameters

Table 4: General DC parameters

Parameter	Min	Typical	Max	Unit
Operating frequency range	2400	2441.750	2483.5	MHz
Supply voltage range $V_{DDA} \cong V_{DDD}$	2.4	3.0	3.6	V
Modulation method	–	Chirp	–	–
Operating temperature range	-40	+25	+85	°C
Supply current ^a				
Power down (Internal Real Time Clock Active)	–	1.5	4	μA
Power up	–	150	200	μA
Standby	–	2.4	2.6	mA
Ready	–	9.6	10.5	mA
RX (up/down)	–	35	–	mA
TX ($P_{out} = +8 \text{ dBm}$)	–	82	–	mA
Supply Voltage				
V_{DDA} supply voltage	2.4	3	3.6	V
V_{DDD} supply voltage	2.4	3	3.6	V
V_{IL} (low level input voltage) ^b	-0.3	–	0.8	V
V_{IH} (high level input voltage) ^b	2.0	–	$V_{DDD} + 0.3$	V
V_{OL} (low level output voltage)	–	–	0.4	V
V_{OH} (high level output voltage)	2.4	–	–	V
I_{OH} (high output current)	-2	–	–	mA
I_{OL} (low output current)	2	–	–	mA

a. Under nominal conditions, except otherwise specified.

b. Given only for $V_{dd} = 3.0$ to 3.6

8.2 Transmitter (TX) Parameters

Under nominal conditions unless specified. See *Nominal Conditions* on page 7.

Table 5: Transmitter (TX) parameters

Parameter	Min	Typical	Max	Unit
Transmitter nominal output power ^a	6	8	–	dBm
Transmitter output power controlled in steps				
Dynamic for output power control	–	39	–	dB
Number of steps for output power control	–	19	–	–
Load impedance	–	150	–	Ω
Type of load	–	Balanced	–	
Transmitter spurious emissions ^b (1 GHz ... 12.5 GHz)	–	–	-80	dBm/Hz
Transmitter carrier suppression	–	-20	–	dBc
Carrier frequency	–	2441.750	–	MHz
Carrier frequency accuracy	-0.5	± 0.275	+0.5	MHz
Chirp sample frequency	–	244.175	–	MHz
Reference quartz oscillator				
Quartz operating frequency	–	16	–	MHz
Recommended accuracy	–	± 50	–	ppm
Maximum equivalent serial resistance of the quartz resonator	–	–	50	Ω
Load capacitance of quartz resonator	–	27	–	pF

- a. The transmitter output power is the average power related to the peak envelope power of the chirp waveform. (Due to shape of the waveform envelope, the measured average power of the chirp is about 1dB smaller than the peak envelope power.)
- b. The maximum transmitter output power has to be adjusted to ≤ 8 dBm to secure from overdrive.

8.3 Receiver (RX) Parameters

Under nominal conditions unless specified. See *Nominal Conditions* on page 7.

Note: The measurement results provided in this table were reached by using CDDL. For information on the CDDL, refer to the *Complementary Dispersive Delay Line Datasheet*.

Table 6: Receiver (RX) parameters

Parameter	Min	Typ	Max	Unit
Receiver sensitivity @ 1 Mbps	–	-92	–	dBm
Receiver sensitivity @ 2 Mbps	–	-86	–	dBm
Input impedance @ 2.44 GHz ^a	–	7–j56	–	Ω
Type of input	–	Balanced	–	–
Center frequency	–	2441.75	–	MHz
Gain from receiver input up to input to dispersive delay line (CDDL) ^a	–	64	–	dB
LO frequency	–	2691.75	–	MHz
LO frequency accuracy	-0.5	± 0.275	0.5	MHz
LO rejection noise P_{RX-LO} @ LNA input pin	–	–	-40	dBm
Programmable frequency step ^b	–	± 500	–	kHz
IF frequency (center)	–	250	–	MHz
IF frequency bandwidth (-3 dB) ^a (determined by CDDL)	90	–	–	MHz
IF output impedance (balanced) @ 250 MHz ^a	–	100	–	Ω
Type of IF output	–	Balanced	–	–
Impedance of IF input 1 (balanced) @ 250 MHz ^a	–	1.6	–	kΩ
Impedance of IF input 2 (balanced) @ 250 MHz ^a	–	1.6	–	kΩ
Type of IF1, IF2 input	–	Balanced	–	–
Maximum received power	–	–	-20	dBm

a. Simulated results.

b. The minimum change frequency of the LO.

8.4 Digital Interface Parameters

Under nominal conditions unless specified. See *Nominal Conditions* on page 7.

Table 7: Digital sensor/actuator interface parameters

Parameter	Value	Unit
Number of independent digital interfaces ^a	4	Number
Width of each interface	1	bit
Direction	Programmable	–
Type	In/Out (bi-directional, open-drain with pull-up)	–

a. At Pin number 4 (DI/O4), 32.768 kHz clock operating after reset/power up.

8.5 Power Management and Sleep/Wake-Up Circuitry Parameters

Under nominal conditions unless specified. See *Nominal Conditions* on page 7.

Table 8: Power management and sleep/wake-up circuitry parameters

Description	Min	Typical	Max	Unit
Real Time Clock (RTC)				
Quartz operating frequency	–	32.768	–	kHz
Recommended accuracy	–	± 50	–	ppm
Load capacitance of quartz resonator	–	12.50	–	pF
Maximum equivalent serial resistance of quartz resonator	–	–	50	kΩ
RTC register length	–	48	–	bit
Epoch date	–	01.01.1970	–	Date
Battery monitor				
Battery monitor voltage	2.4	2.7	3.6	V
Basic dynamic performance (Note: Values in this section are simulation results only)				
Switch time from TX to RX (from Ack to Data mode)	–	24	–	μs
Switch time from TX to RX (from Data to Ack mode)	–	8	–	μs
Switch time from RX to TX (from Ack to Data mode)	–	24	–	μs
Switch time from RX to TX (from Data to Ack mode)	–	8	–	μs

Table 8: Power management and sleep/wake-up circuitry parameters

Description	Min	Typical	Max	Unit
Turn-on time TX (user command received via SPI and begin of packet transmission)	–	24	–	µs
Turn-on time RX (user command received via SPI and begin of packet reception)	–	6	–	µs
Startup Time for 16 MHz XTAL until stable frequency generation	1.5	–	5	ms
Calibration time	–	≈2	–	ms

8.6 Interface to Digital Controller Parameters

Under nominal conditions unless specified. See *Nominal Conditions* on page 7.

Table 9: Interface to digital controller parameters

Symbol	Description	Min	Typical	Max	Unit	Notes
µCVccExt	High current output / high impedance Voltage @ 10mA load	VDD - 100	VDD - 20	VDD	mV	Maximum current output = 10mA / high impedance mode
µCReset	Push-pull, tristate	–	–	–	V	See footnote ^a
µCIRQ	Push-pull	–	–	–	V	See footnote ^a .
SpiRxD SpiClk, SpiSSn	Input	–	–	–	V	See footnote ^a
SpiTxD	Open-drain or push-pull	–	–	–	V	See footnote ^a

a. $V_{cc} = 2.4V : V_{OH} = 2.0V, V_{IH} = 1.7V, V_{OL} = 0.2V, V_{IL} = 0.7V,$
 $V_{cc} = 3.0..3.6V : V_{OH} = 2.4V, V_{IH} = 1.7..2.0V, V_{OL} = 0.2V, V_{IL} = 0.8V$

Note: Level translator is required for 5V logic level microcontroller.

Intentionally Left Blank

9 Timing Diagrams

Time values in the following diagrams are based on the values as shown in *Power Management and Sleep/Wake-Up Circuitry Parameters* on page 14.

9.1 Switch Time from TX to RX (from Ack to Data mode)

The switch time from TX to RX (from Ack to Data mode), $t_{TxRxAckData}$, is 24 μs .




Figure 5: Switch time from TX to RX (from Ack to Data mode)

9.2 Switch Time from TX to RX (from Data to Ack mode)

The switch time from TX to RX (from Data to Ack mode), $t_{TxRxDataAck}$, is 8 μs .




Figure 6: Switch time from TX to RX (from Data to Ack mode)

9.3 Switch Time from RX to TX (from Ack to Data mode)

The switch time from RX to TX (from Ack to Data mode), $t_{RxTxAckData}$, is 24 μs .




Figure 7: Switch time from RX to TX (from Ack to Data mode)

9.4 Switch Time from RX to TX (from Data to Ack mode)

The switch time from RX to TX (from Data to Ack mode), $t_{RxTxDataAck}$, is 8 μs .




Figure 8: Switch time from RX to TX (from Data to Ack mode)

9.5 Turn-On Time TX

The Turn-on time for TX, t_{TxTO} , from the reception via SPI of a user command to the beginning of packet transmission is 24 μs .




Figure 9: Turn-on time TX: time = t_{TxTO}

9.6 Turn-On Time RX

The Turn-on time for RX, t_{RXTO} , from the reception via SPI of a user command to the beginning of packet reception is 6 μ s.




Figure 10: Turn-on time RX: time = t_{RXTO}

9.7 16 MHz Crystal Start-Up Time

The start-up time for the quartz oscillator until it reaches a stable frequency generation is within a range of 1.5 to 5 ms. See *Power Management and Sleep/Wake-Up Circuitry Parameters* on page 14.

9.8 LO Frequency Calibration Time

The time for the Local Oscillator frequency calibration, is approximately 2 ms. See *Power Management and Sleep/Wake-Up Circuitry Parameters* on page 14.

9.9 SPI Bus Read and Write Timing

The following timing diagrams shows the read and write timing of the SPI bus. For more details, see *nanoNET TRX Serial Peripheral Interface Specifications*.




Figure 11: SPI bus write timing




Figure 12: SPI bus read timing

The following table shows the SPI timing values.

Table 6: SPI timing values

Parameter	Min	Max	Comment
f_{\max}	–	16 MHz	SpiClk
t_{LC}	22 ns	–	Low time SpiClk
t_{HC}	22 ns	–	High time SpiClk
t_{SS}	10 ns	–	SpiSsn Setup
t_{HS}	5 ns	-	SpiSsn Hold
t_{SRxD}	10 ns	–	SpiRxD Setup
t_{HRxD}	5 ns	–	SpiRxD Hold
t_{PDTxD}	–	18 ns	SpiTxD Propagation Delay Drive
t_{HTxD}	2 ns	–	SpiTxD Hold
t_{PTxDZ}	-	18 ns	SpiTxD Propagation Delay High Impedance

10 Output Power Control

The output power of the *nanoNET TRX Transceiver* can be set typically in a range of between -27 dBm to +8 dBm. The following graphs show the range of possibilities. Nominal conditions except power supply voltage and RF output power.




Figure 13: nanoNET TRX output power (pout[dBm] by register value)




Figure 14: Total current consumption (IDDA[mA] by register value)




Figure 15: Total current consumption (IDD[mA] by output power [dBm])

11 Package Dimensions

The following shows the dimensions of MLF44 44 Pin 7x7 lead-free package.




Figure 16: MLF44 7x7 package dimensions

Table 10: Package dimensions labels (unless specified, dimensions are in millimeters)

Label	Common Dimensions		
	Minimum	Nominal	Maximum
A	7.00		
B	4.55	4.70	4.85
C	4.55	4.70	4.85
D	C / 2		
E	7.00		
G	0.18	0.23	0.30
H	0.50		
M	0.80	0.9	1.00
N	-	0.65	0.80
P	0.00	0.02	0.05
Q	0.25		

12 Tape and Reel Information

An embossed tape and reel is used to facilitate automatic pick and place equipment feed requirements. The tape is used as the shipping container for the *nanoNET TRX Transceiver (NA1TR8)* and requires a minimum of handling. The antistatic/conductive tape provides a secure cavity for the product when sealed with the peel-back cover tape.

12.1 Reel Dimensions

Reel Diameter	Units Per Reel	Reel and Hub Size ¹
13"	2,500	13/4

1. Reel and hub size = 13 inch reel with 4 inch hub.




Figure 17: Reel dimensions

12.2 Tape Dimensions

Package Type	Number of Leads	Nominal Package Size	Carrier Tape Width	Carrier Tape Pitch	Leader/Trailer Length ¹
QFN (MLFP)	44	7 x 7 x 0.9 mm	16 mm	12 mm	EIA

1. The device loading orientation is in compliance with EIA-481.




Figure 18: Tape dimensions

13 Ordering Information

To order the product described in this datasheet, use the following information.

Part Number	Package Type	Package Quantity	RoHS Compliant ¹
NA0108B	MLF 44 7x7 mm Tape and reel	16 x 12 type 2,500 pieces per tape	Yes. A certificate of RoHS compliance is available from Nanotron Technologies on request.

1. The RoHS directive is "The Restriction of Hazardous Substances in Electrical and Electronic Equipment (ROHS) Directive (2002/95/EC)". The Directive aims to protect human health and the environment by restricting the use of certain hazardous substances in new equipment; and it complements the WEEE Directive.

Intentionally Left Blank

A1 Sample Application

A1.1 Recommended Circuitry

The following application is an example of the *nanoNET TRX Transceiver* used with a temperature measurement and control device.




Figure 19: Example application showing recommended circuitry

A1.2 Recommended PCB Layout for RF Part




Figure 20: Recommended PCB layout for RF part: schematic 1 of 1




Figure 21: RF part: PCB board overview




Figure 22: RF part: names




Figure 23: RF part: top layer




Figure 24: RF part: layer 2




Figure 25: RF part: layer 3




Figure 26: RF part: bottom layer

A1.3 Recommended PCB Layout for IF Part




Figure 27: Recommended PCB layout for IF part: schematic 1 of 1

The following describes the layout requirements for the IF part:

- V_{SSA} pin is connected to the ground plan under the chip.
- Short connection between chip and CDDL, with minimal width of wires and minimal pad areas for minimal influence of PCB parasitics (do not implement $50\ \Omega$ microstrip).
- Equal lengths of traces for better CMRR.
- External coil ($L1 = 47\ \text{nH}$) placed directly between the input pads of CDDL (PORT A).
- Use 4 layer PCB (top layer = layer 1, GND = inner layer 2, GND = inner layer 3, and bottom layer = layer 4).




Figure 28: IF part: PCB board overview




Figure 29: IF part: names




Figure 30: IF part: top layer




Figure 31: IF part: layer 2




Figure 32: IF part: layer 3




Figure 33: IF part: bottom layer

A2 Reference Design




Figure 34: Reference design: schematic 1 of 3




Figure 35: Reference design: schematic 2 of 3

Nanotron Technologies GmbH	
TITLE: nanonET_TRX_UC_1	
Document Number: 2005-0134-P101-01	
Date: 1/27/2005 03:27:25p	REV: 0
Sheet: 2/3	




Figure 36: Reference design: schematic 3 of 3




Figure 37: Reference design: top layer




Figure 38: Reference design: layer 2




Figure 39: Reference design: layer 3




Figure 40: Reference design: bottom layer




Figure 41: Reference design: top layer names



Figure 42: Reference design: bottom layer names (Inverted)

FR4, 4 layers, standard structure (example)




Figure 43: Reference design: layers, standard structure (example)

A2.1 Reference Design Bill of Materials

Table 11: Reference design bill of materials

Part		Manufacturer				Distributor		
Description	Label	Value	Qty	Package	Company	Product Number	Company	Order Number
Resistors	R1	100k	1	0402	PHYCOMP	2322 705 70104	Farnell	195-273
	R2, R4	10k	2	0402	MEGGITT	CRG0402J1 0K-10	Farnell	389-8659
	RA1	2k2	1	4R_ARRAY	PHYCOMP	ARV341 -2K2-5	Farnell	325-7447
	RA2	1M	1	4R_ARRAY	PHYCOMP	ARV341 -1M-5	Farnell	325-7605
	RA3	100k	1	4R_ARRAY	PHYCOMP	ARV341- 100K-5	Farnell	325-7540
	RA4	220R	1	4R_ARRAY	PHYCOMP	ARV341 -220R-5	Farnell	325-7381
Capacitors	C15, C16	4.7pF	2	0402	PHYCOMP	2238 869 15478	Farnell	301-9147
	C21, C22	5.6pF	2	0402	Epcos	B37923K50 50C660		
	C11	10pF	1	0402	AVX	CM05CG10 0D50AH	Farnell	578-058 (abgek.)
	C20	15pF	1	0402			Mira	8210/150
	C8, C9	22pF	2	0402	PHYCOMP	2238 869 15229	Farnell	301-9184
	C10, C13	27pF	2	0402			Mira	8210/270
	C1, C7, C18	100pF	3	0402	PHYCOMP	2238 869 15101	Farnell	301-9226
	C12	470pF	1	0402	PHYCOMP	2238 587 15618	Farnell	301-9366
	C2, C6	1nF	2	0402	PHYCOMP	2238 787 15636	Farnell	301-9380
	C3	10nF	1	0402	PHYCOMP	2238 587 15623	Farnell	301-9275
	C4, C5 C14, C17 C19, C23 C24, C26 C27, C28	100nF	10	0402	PHYCOMP	2238 787 19849	Farnell	301-9482
	C25	10uF/10V	1	3216	AVX	TAJA106K0 10R	Farnell	197-130
Inductors	L1	4.7nH	1	0402	Würth	744784047	Würth	744784047
	L2, L5	2.7nH	2	0402	Würth	744784027	Würth	744784027
	L3	6.8nH	1	0402	Würth	744765068	Würth	744765068
	L4	5.6nH	1	0402	Würth	744784056	Würth	744784056

Table 11: Reference design bill of materials

Description	Part				Manufacturer		Distributor	
	Label	Value	Qty	Package	Company	Product Number	Company	Order Number
	L6	47nH	1	0402	Würth	74478447	Würth	74478447
	L7	742 792 69	1	0603	Würth	74279269	Würth	74279269
Balun	BAL1	50R:150R	1	BAL0805	Würth	748420245	Würth	748420245
Band pass filter	BP1	748351124	1	WE-BPF1008	Würth	748351124	Würth	748351124
SMD antenna	ANT1	WE-ANT20245	1	WE_ANT20245	Würth	7488920245	Würth	7488920245
CDDL	DDL1	CDDL_1804	1	13.3 X 6.5	Nanotron	DS1804C	Nanotron	DS1804C
Quartz	Q1, Q3	32.768kHz	2	31SMX	SMI	"31M327-12.5pF,20ppm"	DEQTRON	31M327 12.5pF, 20ppm
	Q2	16.0MHz	1	32SMX	SMI	"32 M 160-32,-40 ..+85°"	DEQTRON	32 M 160 -32, -40 ..+85°
Surface mount shield: 27x27x5.08	SHIELD1	SHIELD_BMIS_103	1	BMIS-103	Laird Technologies	BMIS-103	Laird Technologies	BMIS-103
surface mount coin cell holder: 20mm	BAT1	BAT_CLIP20	1	BAT_CLIP20	Keystone	1061	Farnell	302-9773
nanoNET transceiver	IC1	NA1TR8	1	VFQFPN7X7	Nanotron	NA1TR8	Nanotron	NA0108B
8-bit microcontroller	IC2	ATMEGA16L	1	MLF44	ATMEL	Atmega 16L-8MI	MSC	Atmega 16L-8MI
Connectors	X1	SMA-f	1	JOHNSON_JACK_GND_2	VITELEC	142-0701-851	RS Components	363-4690
	X2	06X1	1	CON_TMS_06X1_L_HEA	SAMTEC	TMS-106-03-G-S_RA	SAMTEC	TMS-106-01-G-S_RA
	X3	CON_DF17_40P_HEA	1	CON_DF17_40P_R05_HEA	HIROSE	DF17A(2.0)-40DP-0.5V(50)	MSC	DF17A(2.0)-40DP-0.5V(50)
	X4	05X1	1	CON_TMS_05X1_L_HEA	SAMTEC	TMS-105-03-G-S_RA	SAMTEC	TMS-105-01-G-S_RA
	X5	04X1	1	CON_TMS_04X1_L_HEA	SAMTEC	TMS-104-03-G-S_RA	SAMTEC	TMS-104-01-G-S_RA
	X6	02X1	1	CON_TMS_02X1_L_HEA	SAMTEC	TMS-102-03-G-S_RA	SAMTEC	TMS-102-01-G-S_RA

A3 Abbreviations

μA	Microampere (unit of electrical current)	ISM	Industrial Scientific Medical
μC	Microcontroller	ISO	International Organization for Standardization
μClrq	External microprocessor interrupt request	kΩ	KiloOhms (unit of electrical resistance)
μCReset	External microprocessor reset	kHz	KiloHertz (unit of frequency)
μCVcc	External microprocessor battery supply voltage	kbps	Kilobits per second (unit of data throughput)
μCVccExt	External microprocessor power supply voltage	L	Inductance
μF	Microfarad (unit of electrical capacitance)	LNA	Low Noise Amplifier
μH	MicroHenry (unit of electrical resistance)	LO	Local Oscillator
μs	Microseconds (unit of time)	LPF	Low Pass Filter
Ω	Ohm (unit of electrical resistance)	LSB	Least Significant Bit
AC	Alternating Current	MΩ	MegaOhms (unit of electrical resistance)
Ack	Acknowledgement packet type	mA	Milliampere (unit of electrical current)
ADC	Analogue to Digital Converter	Mbaud	Megabauds
ADD	Actor/sensor	Mbps	Megabits per second (unit of data throughput)
AFC	Automatic Frequency Control	MAC	Medium Access Control
AGC	Automatic Gain Control	MHz	MegaHertz (unit of frequency)
ASIC	Application Specific-IC	MISO	Master In, Slave Out
B	Battery	MIX	Mixer
B	Frequency bandwidth	MLF	Micro Lead Frame Package
BA	Balun (See BALUN)	MOD	Modulator
BALUN	Balun Unbalanced	MOSI	Master Out Slave In
BCH	Bose-Chaudhuri-Hochquenghem	MUX	Multiplexer
BER	Bit Error Rate	mW	milliwatt (unit of power)
BOM	Bill of Materials	NC	Not Connected
bps	Bits per second (unit of data throughput)	nF	Nanofarad (unit of electrical capacitance)
C	Capacitor	nH	NanoHenry (unit of electrical inductance)
C	Power of signal carrier	N _o	Power spectral density of thermal noises
°C	Celsius (unit of temperature)	ns	Nanosecond (unit of time)
CCITT	Comité Consultatif International Téléphonique et Télégraphique	OEM	Original Equipment Manufacturer
CDDL	Complementary Dispersive Delay Line	OSC	Oscillator
C/I	Carrier to Interference Ratio	OP	Operational Amplifier
Clk	Clock	OTA	Operational Transconductance Amplifier
CRC	Cyclic Redundancy Check	PA	Power Amplifier
CMMR	Common Mode Rejection Ratio	PAE	Power Added Efficiency
CMOS	Complementary Metal Oxide Semiconductor	PAMP	Power amplifier
CS	Chip Select	PDK	Process Development Kit
CSMA	Carrier Sense Multiple Access	PEP	Peak Envelope Power
CSMA/CA	Carrier Sense Multiple Access/Collision Avoidance	pF	Picofarad (unit of electrical capacitance)
CSS	Chirp Spread Spectrum	PFD	Phase Frequency Detector
CSS Mode	Chirp Spread Spectrum Mode	PLL	Phase Locked Loop
DAC	Digital to Analog Converter	P _{out}	Power Out
Data	Data packet type	ppm	parts per million
dB	Decibel (ratio between two values, such as signal power, voltage, or current levels in logarithmic scale)	PCB	Printed Circuit Board
dB _i	Gain referenced to isotropic antennae	PGA	Programmable Gain Amplifier
DBO-CSS	Differentially Bi-Orthogonal Chirp Spread Spectrum	PGC	Power Gain Control
dBm	dB referenced to one milliwatt (10 ⁻³ W = 1mW)	POMD	Peak Over Mean Detector
dB _r	Decibels relative to reference level	PSRR	Power Supply Rejection Ratio
DC	Direct Current	PTAT	Proportional to Absolute Temperature
DiO	Digital Input/Output	Q	Quadrature
DPA	Differential Power Amplifier	QFN	Quad Flat No-lead
DPD	Differential Peak Detector	R	Resistor
DUT	Device Under Test	RF	Radio Frequency
E _b	Energy of bit	RFID	Radio Frequency Identification
EIRP	Effective Isotropic Radiated Power	ROM	Read Only Memory
ESD	Electrostatic Discharge	RSSI	Radio Signal Strength Indicator
FCD	Folded Chirp Detector	RTC	Real Time Clock
FCM	Folded Chirp Mixer	RX	Receiver
FDMA	Frequency Division Multiplex Access	S	Switch/button
FEC	Forward Error Correction	SAR	Successive Approximation Register
FET	Field Effect Transistor	SAW	Surface Acoustic Wave
FHSS	Frequency Hopping Spread Spectrum	SDS-TWR	Symmetrical Double Sided Two Way Ranging
FIFO	First In First Out	SLNA	Symmetric Low Noise Amplifier
FS	Full Scale	SMIX	Symmetric Mixer
GBWP	Gain Bandwidth Product	SNR	Signal to Noise Ratio
GHz	Gigahertz (unit of frequency)	SPI	Serial Peripheral Interface
GND	Ground	SpiClk	Serial peripheral interface Clock
HBM	Human Body Model	SpiSsn	Serial peripheral interface Slave select
I	Inline	SpiRxD	Serial peripheral interface Receive Data
IC	Integrated Circuit	SpiTxD	Serial peripheral interface Transmit Data
IEC	International Electrotechnical Commission	SRAM	Static RAM
IF	Intermediate Frequency	SSB	Single Side Band
I/O	Input/Output	t	Time constant
I _{OH}	Output current high	T	Duration time of the chirp waveform
I _{OL}	Output current low	TBD	To Be Determined
IRQ	Interrupt request	TDMA	Time Division Multiple Access
IQ	In-phase, Quadrature	T _{junction}	Temperature of junction
		THD	Total Harmonic Distortion
		TRL	Transmission Line
		TRX	Transceiver
		TTL	Transistor-Transistor Logic
		TX	Transmitter

A3 Abbreviations

nanoNET TRX Transceiver (NA1TR8) Datasheet

V	Volts (unit of electrical potential)	V _{DD}	Power supply for digital part
V _{IH}	Input voltage for High level	VFQFPN	Very thin Fine pitch Quad Flat Pack Nolead Package
V _{IL}	Input voltage for Low level	VGA	Variable Gain Amplifier
V _{OH}	Output voltage for High level	V _{SSA}	Analog ground
V _{OL}	Output voltage for Low level	V _{SSD}	Digital ground
VCA	Voltage Controlled Amplifier	VSWR	Voltage Standing Wave Ratio
V _{CC}	Battery supply voltage	XTAL	Crystal
VCO	Voltage Controlled Oscillator	XCO	Xtal (crystal) Controlled Oscillator
V _{DDA}	Power supply for analog part		

Special Symbols

C _{DS}	Drain-source capacitance	T	Period
C _{GD}	Gate-drain capacitance	T _j	Junction Temperature
C _{GS}	Gate-source capacitance	TC	Temperature coefficient, e.g. TK(IDSS)
C _r	Feedback capacitance	V _{pp}	Peak-to-Peak Voltage
D	Drain	V _D	Diffusion voltage
E _G	Energy gap	V _{DS}	Drain-Source voltage
f _T	Transit frequency	V _{GS}	Gate-Source voltage
G	Gate, Gradient	V _T	Thermal voltage, V _T =kT/q
GaAs	Gallium-Arsenide	V _{TO}	Threshold voltage, Turn-on voltage
Ge	Germanium	a	Angle
g _m	Short-circuit forward transconductance	b	Current gain
H	Hybrid parameter	d	Partial derivative
I _{DSS}	Drain current with V _{GS} =0	e _o	Dielectric constant of a vacuum
k	Boltzmann constant, 1.38·10 ⁻²³ J/K or stability factor	ε _r	Dielectric constant relative to a vacuum
q	Electron charge, 1.602·10 ⁻¹⁹ As	ε _{reff}	Effective relative dielectric constant
r _{DS}	Differential drain-source-resistance	G	Reflection coefficient
RMS	Root Mean Square	μ _o	Permeability of a vacuum
R _{th}	Thermal resistance in K/W	μ _o	Permeability relative to a vacuum
S	Source	m	Charge carrier mobility
S _{ij}	Scattering parameters	w	Angular frequency
Si	Silicon	D	Difference
		S	Sum

Revision History

Version	Date	Description/Changes
1.00	2003-10-11	Initial Release from internal document.
1.01	2003-12-16	Updated images, chip designations on page 19, 20.
1.02	2004-01-28	Bill of Materials table updated and package dimensions added.
1.03	2004-03-15	New template added, BOM updated, Example Application updated.
1.04	2004-04-08	Example application diagram updated, BOM updated, minor textual changes. Title changed to Datasheet.
2.00	2004-08-09	Pinning has changed from 48 pins to 44 pins. The Pin diagram and descriptions have been changed accordingly. Layout suggestion of CDDL connection added. Current consumption for TX changed to 78 mA. Other minor changes.
2.01	2004-09-10	Datasheet updated to latest data. Minor textual changes. Document sign-off table added.
2.02	2004-09-17	Example application updated. BOM table updated.
2.03	2004-11-05	Block diagram updated.
2.04	2005-03-25	Parameters in this version for NA2TR1 chip. Nominal Conditions section added. General description updated. Modifications made to block diagram. Naming of Pin 2 and 3 corrected. Content of Absolute Maximum Ratings table modified. All parameters checked and reviewed. Example Application diagrams improved and updated. Both Bill of Materials tables modified. New section 10 added. Document status table added. Document status added.
2.05	2005-04-07	Chip values updated for NA1TR8. New feature: Programmable clock output at digital output.
2.06	2005-07-15	Template updated; Nominal conditions clarified (last point added); block diagram modified; term quartz oscillator used throughout; 32.768 kHz used throughout; V_{DD} , V_{DDA} supply voltage typical added; Item 8.2.3 changed; timing diagrams added; output power graphs added; example application simplified and BOM deleted; new schematics and layout for recommended PCB layout for RF and IF part; RoHs directive data added; tape and reel information added; ordering information added; reference design appendix added. Note: The typical value for Item 8.1.10 supply current TX ($P_{out} = +8\text{ dBm}$) has been updated from 78 mA to 82 mA.
2.06	2005-07-15	Item 7.11 updated - description of pin clarified; clock signal provided by chip clarified; error corrected in SPI bus read timing diagram (SpiTxD);
2.07	2005-10-21	Minor textual changes; clarification of clock signal that can be provided by the chip (i.e., 32.768 kHz or from 125 kHz to 16 MHz); description of pin 11 VDDDCAP clarified; SpiTxD changed to SpiRxD in both Turn-on time RX and TX figures; error in SPI bus read timing figure fixed; Pin TxRx purpose clarified and elaborated; company address updated.
2.08	2007-02-20	Minor textual changes.
2.09	2007-12-20	Template changes; addition of chip summary section.

About Nanotron Technologies GmbH

Nanotron Technologies GmbH develops world-class wireless products for demanding applications based on its patented Chirp Spread Spectrum – an innovation that guarantees high robustness, optimal use of the available bandwidth, and low energy consumption. Since the beginning of 2005, Nanotron's Chirp technology has been a part of the IEEE 802.15.4a draft standard for wireless PANs which require extremely robust communication and low power consumption.

ICs and RF modules include the nanoNET TRX, the nanoLOC TRX, and ready-to-use or custom wireless solutions. These include, but are not limited to, industrial monitoring and control applications, medical applications (Active RFID), security applications, and Real Time Location Systems (RTLS). nanoNET is certified in Europe, United States, and Japan and supplied to customers worldwide.

Headquartered in Berlin, Germany, Nanotron Technologies GmbH was founded in 1991 and is an active member of IEEE, the ZigBee alliance, and ISA-SP100.

Further Information:

For more information about this product and other products from Nanotron Technologies, contact a sales representative at the following address:

Nanotron Technologies GmbH
Alt-Moabit 60
10555 Berlin, Germany
Phone: +49 30 399 954 - 0
Fax: +49 30 399 954 - 188
Email: sales@nanotron.com
Internet: www.nanotron.com