

Revision History:

Revision 1.0 (Jul. 5, 2007) - Original

Publication Date : Jul. 2007 Revision : 1.0 1/13

PSRAM

8-Mbit (512K x 16)

Pseudo Static RAM

Features

• Wide voltage range: 1.7V–1.95V

• Access Time: 55 ns, 70 ns

· Ultra-low active power

- Typical active current: 3 mA @ f = 1 MHz

— Typical active current: 20 mA @ f = fmax

Ultra low standby power

· Automatic power-down when deselected

• CMOS for optimum speed/power

• Offered in a 48-ball BGA Package


• Operating Temperature: -40°C to +85°C

Functional Description[1]

The M24D816512DA is a high-performance CMOS Pseudo Static RAM organized as 512K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for portable applications such as cellular telephones. The device can be put into standby mode when deselected ($\overline{\text{CE}1}$ HIGH or CE2 LOW or both $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ are HIGH). The input/output pins (I/O0 through I/O₁₅) are


placed in a high-impedance state when: deselected (\overline{CE}1 HIGH or CE2 LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE1 LOW and CE2 HIGH and WE LOW). Writing to the device is accomplished by taking Chip Enable(CE1 LOW and CE2 HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0through I/O7), is written into the location specified on the address pins (A0 through A18). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written in to the location specified on the address pins $(A_0$ through A₁₈).Reading from the device is accomplished by taking Chip Enables (CE1 LOW and CE2 HIGH) and Output Enable (OE)LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O_7 . If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. Refer to the truth table for a complete description of read and write modes...

Logic Block Diagram



Publication Date: Jul. 2007 Revision: 1.0 2/13

Pin Configuration[2, 3]



Product Portfolio [4]

							Power D	Dissipatio	n	
Product	Vo	cc Range (V)	Spood(no)	Operating I _{CC} (Ma)				Standby ISB2(μA)	
Product			Speed(ns)	f = 1N	ИHz	f = fn	nax	Starioby	I362(μA)	
	Min.	Typ.[4]	Max.		.Typ.[4]	Max.	.Typ.[4]	Max.	.Typ. [4]	Max.
M24D916512DA	1051000	1.95	55	0	3		20	35	32	70
M24D816512DA	1.7	1.8	1.95	70		5	18	25	32	70

Note

2.Ball G2, H6 and E3 can be used to upgrade to a 16-Mbit, 32-Mbit and a 64-Mbit density, respectively.

Publication Date: Jul. 2007 Revision: 1.0 3/13


^{3.}NC "no connect" - not connected internally to the die.

^{4.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}$ (typ) and $T_A = 25^{\circ}C$. Tested initially and after design changes that may affect the parameters.



Power-up Characteristics

The initialization sequence is shown in Figure 1. Chip Select should be $\overline{\text{CE}}1$ HIGH or CE2 LOW for at least 200 μ s after V_{CC} has reached a stable value. No access must be attempted during this period of 200 μ s.



Parameter	Description	Min.	Тур.	Max.	Unit
Tpu	CE1 LOW and CE2 HIGH After Stable V _{CC}	200			μs

Publication Date: Jul. 2007 Revision: 1.0 4/13

Maximum Ratings

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{CC}
Industrial	−40°C to +85°C	1.7V to 1.95V

DC Electrical Characteristics (Over the Operating Range)[5,6,7]

		Test Conditions			-55			-70],
Parameter	Description			Min.	Typ .[4]	Max.	Min.	Typ. [4]	Max.	Unit
V _{CC}	Supply Voltage			2.7	1.8	1.95	1.7	1.8	1.95	V
V _{OH}	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$ $V_{CC} = 1.7 \text{V to } 1.95 \text{V}$	V	V _{CC} - 0.2			V _{CC} - 0.2			V
V _{OL}	Output LOW Voltage	$I_{OL} = 0.1 \text{ mA}$ $V_{CC} = 1.7 \text{V to } 1.95 \text{V}$	I _{OL} = 0.1 mA			0.2			0.2	V
V _{IH}	Input HIGH Voltage	V _{CC} = 1.7V to 1.95	0.8* V _{CC}		V _{CC} + 0.3V	0.8* V _{CC}		V _{CC} +0.3V	V	
V_{IL}	Input LOW Voltage	V _{CC} = 1.7V to 1.95	V _{CC} = 1.7V to 1.95V			0.2* V _{CC}	-0.2		0.2* V _{CC}	V
I _{IX}	Input Leakage Current	GND ≤V _{IN} ≤ V _{CC}	2	-1		+1	-1		+1	μA
l _{oz}	Output Leakage Current	GND ≤ V _{OUT} ≤ '	V _{CC}	-1		+1	-1		+1	μΑ
Icc	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	$f = f_{MAX} = 1/t_{RC}$ $V_{CC} = V_{CCMAX}$ $I_{OUT} = 0mA$ $CMOS levels$		20	35		18	25	mA
		f = 1 MHz			3	5		3	5	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	$\overline{\text{CE1}} \ge V_{\text{CC}} - 0.2 \text{V or CE2} \le 0.2 \text{V}$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V}$, $f = 0, V_{\text{CC}} = V_{\text{CCMAX}}$			32	40		32	40	μA

Capacitance[8]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	TA = 25°C, f = 1 MHz	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance[8]

Parameter	Description	Test Conditions	BGA	Unit
ΘJA	Thermal Resistance(Junction to Ambient)	Test conditions follow standard test	56	°C/W
ΘJC	Thermal Resistance (Junction to Case)	methods and procedures for measuring thermal impedance, per EIA/ JESD51.	11	°C/W

Notes:

 $5.V_{IL(MIN)} = -0.5V$ for pulse durations less than 20 ns.

 $6.V_{IH(Max)} = V_{CC} + 0.5V$ for pulse durations less than 20 ns.


7. Overshoot and undershoot specifications are characterized and are not 100% tested.

8. Tested initially and after any design or process changes that may affect these parameters.

Publication Date: Jul. 2007 Revision: 1.0 5/13



AC Test Loads and Waveforms



Parameters	1.8V (V _{CC})	Unit
R1	14000	Ω
R2	14000	Ω
R _{TH}	7000	Ω
V _{TH}	0.90	V

Switching Characteristics Over the Operating Range [9, 10, 11, 12]

Parameter	Description	-55		-70		Unit
Parameter	Description	Min.	Max.	Min.	Max.	Onit
Read Cycle						
t _{RC} [14]	Read Cycle Time	55	80000	70	80000	ns
t _{CD} [15]	Chip Deselect Time $\overline{CE}1$ = HIGH orCE2 = LOW,	5		5		ns
	BLE / BHE High Pulse Time					
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE1 LOW and CE2 HIGH to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low Z[10, 11, 13]	5		5		ns
thzoe	OE HIGH to High Z[10, 11, 13]		20		25	ns
t _{LZCE}	CE1 LOW and CE2 HIGH to Low Z[10, 11, 13]	10		10		ns
t _{HZCE}	CE1 HIGH or CE2 LOW to High Z[10, 11, 13]		20		25	ns
t _{DBE}	BLE/BHE LOW to Data Valid		55		70	ns
t _{LZBE}	BLE/BHE LOW to Low Z[10, 11, 13]	5		5		ns
t _{HZBE}	BLE/BHE HIGH to Low Z[10, 11, 13]		20		25	ns

Notes:

- 9. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of $V_{CC(typ.)}/2$, input pulse levels of 0V to V_{CC} , and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
- 10.At any given temperature and voltage conditions t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZDE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} for any given device. All low-Z parameters will be measured with a load capacitance of 30 pF (3V)
- 11.t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
- 12. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE1} = V_{IL}$ and $\overline{CE2} = V_{IH}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
- 13. High-Z and Low-Z parameters are characterized and are not 100% tested.
- 14.If invalid address signals shorter than min. t_{RC} are continuously repeated for 80 μs, the device needs a normal read timing (t_{RC}) or needs to enter standby state at least once in every 80 μs.
- 15. Whenever CE1 = HIGH or CE2 = LOW, BHE / BLE are taken inactive, they must remain inactive for a minimum of 5 ns.

Publication Date: Jul. 2007 Revision: 1.0 6/13




Switching Characteristics Over the Operating Range[9, 10, 11, 12] (continued)


Parameter	Description	-55		-7	Unit	
i arameter Description		Min.	Max.	Min.	Max.	
Write Cycle [12]						
t _{WC}	Write Cycle Time	50	80000	70	80000	ns
t _{SCE}	CE1 LOW and CE2 HIGH to Write End	50		60		ns
t _{AW}	Address Set-Up to Write End	50		60		ns
Chip Deselect Time CE1 = HIGH or CE2 = LOW, BLE / BHE High Pulse Time		5		5		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	45		50		ns
t _{BW}	BLE/BHE LOW to Write End	50		60		ns
t_{SD}	Data Set-Up to Write End	25		25		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z[10, 11, 13]		20		25	ns
t _{LZWE}	WE HIGH to Low-Z[10, 11, 13]	10		10		ns

Publication Date: Jul. 2007 Revision: 1.0 7/13

Switching Waveforms Read Cycle 1 (Address Transition Controlled)[16, 17]



Read Cycle 2 (OE Controlled)[15, 17]



Notes:


- 15. Device is continuously selected. \overline{OE} , $\overline{CE}1$ = V_{IL} and CE2 = V_{IH}.
- 16. WE is HIGH for Read Cycle.

Publication Date: Jul. 2007 8/13

Revision: 1.0

Switching Waveforms (continued)

Write Cycle 1 (WE Controlled)[12, 13, 15, 18, 19]




Notes:

18.Data I/O is high impedance if $\overline{OE} \ge V_{IH}$.


19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

Publication Date: Jul. 2007 Revision: 1.0 9/13

Switching Waveforms (continued) Write Cycle 2 (CE1 or CE2 Controlled) [12, 13, 15, 18, 19]



Write Cycle 3 (WE Controlled, OE LOW)[15, 19]




Publication Date: Jul. 2007

Revision: 1.0 10/13

Switching Waveforms (continued)

Write Cycle 4 (BHE/BLE Controlled, OE LOW) [12, 15, 18, 19]



Truth Table[20]

Hun	Table	[20]						
CE1	CE2	WE	ŌĒ	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Χ	Х	Χ	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
X	L	Χ	Х	Χ	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
Х	Х	Χ	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); (I/O ₈ –I/O ₁₅) in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); (I/O ₀ –I/O ₇) in High Z	Read	Active (I _{CC})
L	Н	Η	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Ι	Η	Η	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write (Upper Byte and Lower Byte)	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); (I/O ₈ –I/O ₁₅) in High Z	Write (Lower Byte Only)	Active (I _{CC})
L	Н	L	Х	L	Н	Data Out ($I/O_8-I/O_{15}$); ($I/O_0-I/O_7$) in High Z	Write (Upper Byte Only)	Active (I _{CC})

Note:

20.H = Logic HIGH, L = Logic LOW, X = Don't Care.

Publication Date: Jul. 2007 Revision: 1.0 11/13




Ordering Information


Speed (ns)	Ordering Code	Package Type	Operating Range
55	M24D816128DA-55BIG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial
70	M24D816128DA-70BIG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial


Package Diagrams

48-Lead VFBGA (6 x 8 x 1 mm)



TOP VIEW





Elite Semiconductor Memory Technology Inc.

12/13

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Jul. 2007 Revision: 1.0 13/13