

FEATURES

- 100 MSPS guaranteed sampling rate**
- 100 dB two-tone SFDR with 30 MHz and 31 MHz**
- 81.6 dB SNR with 30 MHz input (3.2 V p-p input, 80MSPS)**
- 90 dBc SFDR with 30 MHz input (3.2 V p-p input, 80MSPS)**
- Excellent linearity**
 - DNL = ± 0.5 LSB typical**
 - INL = ± 3.0 LSB typical**
- 2.3 W power dissipation**
- 3.3 V and 5 V supply operation**
- 2.0 V p-p to 3.2 V p-p differential full-scale input**
- LVDS outputs (ANSI-644 compatible) or CMOS outputs**
- Data format select (offset binary or twos complement)**
- Output clock available**

APPLICATIONS

- Multicarrier, multimode cellular receivers**
- Antenna array positioning**
- Power amplifier linearization**
- Broadband wireless**
- Radar**
- Infrared imaging**
- Communications instrumentation**

GENERAL DESCRIPTION

The AD9446 is a 16-bit monolithic, sampling analog-to-digital converter (ADC) with an on-chip track-and-hold circuit. It is optimized for power, small size, and ease of use. The product operates at up to a 100 MSPS conversion rate and is optimized for multicarrier, multimode receivers, such as those found in cellular infrastructure equipment.

The ADC requires 3.3 V and 5.0 V power supplies and a low voltage differential input clock for full performance operation. No external reference or driver components are required for many applications. Data outputs are LVDS-compatible (ANSI-644) or CMOS-compatible and include the means to reduce the overall current needed for short trace distances.

Rev. PrF

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Optional features allow users to implement various selectable operating conditions, including data format select and output data mode.

The AD9446 is available in a 100-lead surface-mount plastic package (100-lead TQFP/EP) specified over the industrial temperature range -40°C to $+85^{\circ}\text{C}$.

PRODUCT HIGHLIGHTS

1. True 16 bit linearity.
2. High performance: outstanding SFDR performance for multicarrier, multimode 3G and 4G cellular base station receivers.
3. Ease of use: on-chip reference and track-and-hold. An output clock simplifies data capture.
4. Packaged in a Pb-free, 100-lead TQFP/EP.
5. Clock duty cycle stabilizer (DCS) maintains overall ADC performance over a wide range of clock pulse widths.
6. OR (out-of-range) outputs indicate when the signal is beyond the selected input range.

TABLE OF CONTENTS

DC Specifications	3	Typical Performance Characteristics	17
AC Specifications.....	4	Theory of Operation	18
Digital Specifications.....	6	Analog Input and Reference Overview	18
Switching Specifications	7	Clock Input Considerations.....	20
Explanation of Test Levels.....	8	Power Considerations.....	21
Absolute Maximum Ratings.....	9	Digital Outputs	21
Thermal Resistance	9	Timing	21
ESD Caution.....	9	Operational Mode Selection	21
Definitions of Specifications	10	Evaluation Board	22
Pin Configurations and Function Descriptions	11	Outline Dimensions	23
Equivalent Circuits	16	Ordering Guide	23

REVISION HISTORY

5/05—PrF: Preliminary Version

DC SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, LVDS mode, specified minimum sampling rate, 3.2 V p-p differential input, internal trimmed reference (1.6 V mode), $A_{IN} = -1.0$ dBFS, DCS on, unless otherwise noted.

Table 1.

Parameter	Temp	Test Level	AD9446BSVZ-80			AD9446BSVZ-100			Unit
			Min	Typ	Max	Min	Typ	Max	
RESOLUTION	Full	VI				16			Bits
ACCURACY									
No Missing Codes	Full	VI	Guaranteed			Guaranteed			
Offset Error	Full	VI							mV
Gain Error ¹	Full	VI	±0.3			±0.3			%FSR
Differential Nonlinearity (DNL) ²	Full	VI	±0.5			±0.5			LSB
Integral Nonlinearity (INL) ²	25°C	I	±3.0			±3.0			LSB
	Full	VI				1.5			LSB
TEMPERATURE DRIFT									
Offset Error	Full	V							μV/°C
Gain Error	Full	V							%FS/°C
VOLTAGE REFERENCE									
Output Voltage ¹ (VREF = 1.6 V)	Full	VI	1.6			1.6			V
(VREF = 1.0 V)	Full	VI	1.0			1.0			V
Load Regulation @ 1.0 mA	Full	V	±2			±2			mV
Reference Input Current (External 1.6 V Reference)	Full	VI							μA
INPUT REFERRED NOISE	25°C	V	2.50			2.75			LSB rms
ANALOG INPUT									
Input Span (VREF = 1.6 V)	Full	V	3.2			3.2			V p-p
(VREF = 1.0 V)	Full	V	2.0			2.0			V p-p
Input Common-Mode Voltage	Full	V	3.5			3.5			V
Input Resistance ³	Full	V	1			1			kΩ
Input Capacitance ³	Full	V	2.5			2.5			pF
POWER SUPPLIES									
Supply Voltage									
AVDD1	Full	IV	3.14	3.3	3.46	3.14	3.3	3.46	V
AVDD2	Full	IV	4.75	5.0	5.25	4.75	5.0	5.25	V
DRVDD—LVDS Outputs	Full	IV	3.0		3.6	3.0		3.6	V
DRVDD—CMOS Outputs	Full	IV	3.0	3.3	3.6	3.0	3.3	3.6	V
Supply Current									
AVDD1	Full	VI	338			366			mA
AVDD2 ²	Full	VI	209			220			mA
IDRVDD ² —LVDS Outputs	Full	VI	65			65			mA
IDRVDD ² —CMOS Outputs	Full	V	14			14			mA
PSRR									
Offset	Full	V	1			1			mV/V
Gain	Full	V	0.2			0.2			%/V
POWER CONSUMPTION									
DC Input—LVDS Outputs	Full	VI	2.3			2.5			W
DC Input—CMOS Outputs	Full	V	2.1			2.3			W

¹ The internal voltage reference is trimmed at final test to minimize the gain error of the AD9446.

² Measured at the maximum clock rate, $f_{IN} = 15$ MHz, full-scale sine wave, with a 100 Ω differential termination on each pair of output bits for LVDS output mode and approximately 5 pF loading on each output bit for CMOS output mode.

³ Input capacitance or resistance refers to the effective impedance between one differential input pin and AGND. Refer to Figure 6 for the equivalent analog input structure.

AC SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, LVDS mode, specified minimum sample rate, 3.2 V p-p differential input, internal trimmed reference (1.6 V mode), $A_{IN} = -1$ dBFS, DCS on, unless otherwise noted.

Table 2.

Parameter	Temp	Test Level	AD9446BSVZ-80			AD9446BSVZ-100			Unit
			Min	Typ	Max	Min	Typ	Max	
SIGNAL-TO-NOISE RATIO (SNR)									
$f_{IN} = 10$ MHz	25°C	IV		81.9			79.6		dB
	Full	IV							dB
$f_{IN} = 10$ MHz (2 V p-p Input)	25°C	IV		77.5			76		dB
	Full	IV							dB
$f_{IN} = 35$ MHz	25°C	I		81.6			79.5		dB
	Full	IV							dB
$f_{IN} = 70$ MHz	25°C	IV		80.3			79.0		dB
	Full	IV							dB
$f_{IN} = 100$ MHz	25°C	V		78.5			78.6		dB
SIGNAL-TO-NOISE AND DISTORTION									
$f_{IN} = 10$ MHz	25°C	IV		80.9			78.9		dB
	Full	IV							dB
$f_{IN} = 10$ MHz (2 V p-p Input)	25°C	IV		77.3			75.5		dB
	Full	IV							dB
$f_{IN} = 35$ MHz	25°C	I		80.7			78.5		dB
	Full	IV							dB
$f_{IN} = 70$ MHz	25°C	IV		78.7			77.2		dB
	Full	IV							dB
$f_{IN} = 100$ MHz	25°C	V		78.0			76.6		dB
EFFECTIVE NUMBER OF BITS (ENOB)									
$f_{IN} = 10$ MHz	25°C	V		13.2			13.0		Bits
$f_{IN} = 35$ MHz	25°C	V		13.1			12.9		Bits
$f_{IN} = 70$ MHz	25°C	V		13.1			12.7		Bits
$f_{IN} = 100$ MHz	25°C	V		12.7			12.6		Bits
SPURIOUS-FREE DYNAMIC RANGE (SFDR)									
$f_{IN} = 10$ MHz	25°C	IV		90			90		dBc
	Full	IV							dBc
$f_{IN} = 10$ MHz (2 V p-p)	25°C	IV		90			90		dBc
	Full	IV							dBc
$f_{IN} = 35$ MHz	25°C	I		90			88		dBc
	Full	IV							dBc
$f_{IN} = 70$ MHz	25°C	IV		83			84		dBc
	Full	IV							dBc
$f_{IN} = 100$ MHz	25°C	V		82			82		dBc
WORST HARMONIC, SECOND OR THIRD									
$f_{IN} = 10$ MHz	25°C	IV		-90			-90		dBc
	Full	IV							dBc
$f_{IN} = 10$ MHz (2 V p-p)	25°C	IV		-90			-90		dBc
	Full	IV							dBc
$f_{IN} = 35$ MHz	25°C	I		-90			-89		dBc
	Full	IV							dBc
$f_{IN} = 70$ MHz	25°C	IV		-83			-84		dBc
	Full	IV							dBc
$f_{IN} = 100$ MHz	25°C	V		-82			-82		dBc

Parameter	Temp	Test Level	AD9446BSVZ-80			AD9446BSVZ-100			Unit	
			Min	Typ	Max	Min	Typ	Max		
WORST SPUR EXCLUDING SECOND OR THIRD HARMONICS	25°C	IV		-95			-96		dBc	
		Full							dBc	
	25°C	IV		-95			-95		dBc	
		Full							dBc	
	25°C	I		-90			-95		dBc	
		IV							dBc	
	25°C	IV		-90			-95		dBc	
		Full							dBc	
	25°C	IV		-85			-94		dBc	
		V							dBc	
	TWO-TONE SFDR	25°C	V		95			95		dBFS
			V							dBFS
25°C		V							dBFS	
		V							dBFS	
ANALOG BANDWIDTH	Full	V		325			540		MHz	

DIGITAL SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, R_{LVDSBIAS} = 3.74 kΩ, unless otherwise noted.

Table 3.

Parameter	Temp	Test Level	AD9446BSVZ-80			AD9446BSVZ-100			Unit
			Min	Typ	Max	Min	Typ	Max	
CMOS LOGIC INPUTS (DFS, DCS MODE, OUTPUT MODE)									
High Level Input Voltage	Full	IV	2.0			2.0			V
Low Level Input Voltage	Full	IV			0.8			0.8	V
High Level Input Current	Full	VI			200			200	μA
Low Level Input Current	Full	VI	-10		+10	-10		+10	μA
Input Capacitance	Full	V		2			2		pF
DIGITAL OUTPUT BITS—CMOS MODE (D0 to D13, OTR) ¹									
DRVDD = 3.3 V									
High Level Output Voltage	Full	IV	3.25			3.25			V
Low Level Output Voltage	Full	IV			0.2			0.2	V
DIGITAL OUTPUT BITS—LVDS MODE (D0 to D13, OTR)									
V _{OD} Differential Output Voltage ²	Full	VI	247		545	247		545	mV
V _{OS} Output Offset Voltage	Full	VI	1.125		1.375	1.125		1.375	V
CLOCK INPUTS (CLK+, CLK-)									
Differential Input Voltage	Full	IV	0.2			0.2			V
Common-Mode Voltage	Full	VI	1.3	1.5	1.6	1.3	1.5	1.6	V
Differential Input Resistance	Full	V	8	10	12	8	10	12	kΩ
Differential Input Capacitance	Full	V		4			4		pF

¹ Output voltage levels measured with 5 pF load on each output.

² LVDS R_{TERM} = 100 Ω.

SWITCHING SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, unless otherwise noted.

Table 4.

Parameter	Temp	Test Level	AD9446BSVZ-80			AD9446BSVZ-100			Unit
			Min	Typ	Max	Min	Typ	Max	
CLOCK INPUT PARAMETERS									
Maximum Conversion Rate	Full	VI	100			100			MSPS
Minimum Conversion Rate	Full	V			10			10	MSPS
CLK Period	Full	V	9.5			10			ns
CLK Pulse Width High ¹ (t _{CLKH})	Full	V	5.0			4.0			ns
CLK Pulse Width Low ¹ (t _{CLKL})	Full	V	5.0			4.0			ns
DATA OUTPUT PARAMETERS									
Output Propagation Delay—CMOS (t _{PD}) ² (DX, DCO+)	Full	IV		3.35			3.35		ns
Output Propagation Delay—LVDS (t _{PD}) ³ (DX+, DCO+)	Full	VI	1.3	3.1	6	1.3	3.1	6	ns
Pipeline Delay (Latency)	Full	V		13			13		Cycles
Aperture Delay (t _A)	Full	V							ns
Aperture Uncertainty (Jitter, t _J)	Full	V		60			60		fs rms

¹ With duty cycle stabilizer (DCS) enabled.

² Output propagation delay is measured from clock 50% transition to data 50% transition with 5 pF load.

³ LVDS R_{TERM} = 100 Ω. Measured from the 50% point of the rising edge of CLK+ to the 50% point of the data transition.




Figure 2. LVDS Mode Timing Diagram




Figure 3. CMOS Timing Diagram

EXPLANATION OF TEST LEVELS

Test Level	Definitions
I	100% production tested.
II	100% production tested at 25°C and sample tested at specified temperatures.
III	Sample tested only.
IV	Parameter is guaranteed by design and characterization testing.
V	Parameter is a typical value only.
VI	100% production tested at 25°C and guaranteed by design and characterization for industrial temperature range.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	With Respect to	Min	Max	Unit
ELECTRICAL				
AVDD1	AGND	-0.3	+4	V
AVDD2	AGND	-0.3	+6	V
DRVDD	DGND	-0.3	+4	V
AGND	DGND	-0.3	+0.3	V
AVDD1	DRVDD	-4	+4	V
AVDD2	DRVDD	-4	+6	V
AVDD2	AVDD1	-4	+6	V
D0 to D13	DGND	-0.3	DRVDD + 0.3	V
CLK, MODE	AGND	-0.3	AVDD1 + 0.3	V
VIN+, VIN-	AGND	-0.3	AVDD2 + 0.3	V
VREF	AGND	-0.3	AVDD1 + 0.3	V
SENSE	AGND	-0.3	AVDD1 + 0.3	V
REFT, REFB	AGND	-0.3	AVDD1 + 0.3	V
ENVIRONMENTAL				
Storage Temperature		-65	+125	°C
Operating Temperature Range		-40	+85	°C
Lead Temperature Range (Soldering 10 sec)			300	°C
Junction Temperature			150	°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

The heat sink of the AD9446 package must be soldered to ground.

Table 6.

Package Type	θ_{JA}	θ_{JB}	θ_{JC}	Unit
100-Lead TQFP/EP	19.8	8.3	2	°C/W

Typical $\theta_{JA} = 19.8^\circ\text{C/W}$ (heat sink soldered) for multilayer board in still air.

Typical $\theta_{JB} = 8.3^\circ\text{C/W}$ (heat sink soldered) for multilayer board in still air.

Typical $\theta_{JC} = 2^\circ\text{C/W}$ (junction to exposed heat sink) represents the thermal resistance through heat sink path.

Airflow increases heat dissipation, effectively reducing θ_{JA} . Also, more metal directly in contact with the package leads, from metal traces through holes, ground, and power planes, reduces the θ_{JA} . It is required that the exposed heat sink be soldered to the ground plane.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



DEFINITIONS OF SPECIFICATIONS

Analog Bandwidth (Full Power Bandwidth)

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB.

Aperture Delay (t_A)

The delay between the 50% point of the rising edge of the clock and the instant at which the analog input is sampled.

Aperture Uncertainty (Jitter, t_j)

The sample-to-sample variation in aperture delay.

Clock Pulse Width and Duty Cycle

Pulse width high is the minimum amount of time that the clock pulse should be left in the Logic 1 state to achieve rated performance. Pulse width low is the minimum time the clock pulse should be left in the low state. At a given clock rate, these specifications define an acceptable clock duty cycle.

Differential Nonlinearity (DNL, No Missing Codes)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 16-bit resolution indicates that all 65536 codes must be present over all operating ranges.

Effective Number of Bits (ENOB)

The effective number of bits for a sine wave input at a given input frequency can be calculated directly from its measured SINAD using the following formula:

$$ENOB = \frac{(SINAD - 1.76)}{6.02}$$

Gain Error

The first code transition should occur at an analog value of ½ LSB above negative full scale. The last transition should occur at an analog value of 1 ½ LSB below the positive full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

Integral Nonlinearity (INL)

The deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1 ½ LSBs beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

Maximum Conversion Rate

The clock rate at which parametric testing is performed.

Minimum Conversion Rate

The clock rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.

Offset Error

The major carry transition should occur for an analog value of ½ LSB below $V_{IN+} = V_{IN-}$. Offset error is defined as the deviation of the actual transition from that point.

Out-of-Range Recovery Time

The time it takes for the ADC to reacquire the analog input after a transition from 10% above positive full scale to 10% above negative full scale, or from 10% below negative full scale to 10% below positive full scale.

Output Propagation Delay (t_{PD})

The delay between the clock rising edge and the time when all bits are within valid logic levels.

Power-Supply Rejection Ratio

The change in full scale from the value with the supply at the minimum limit to the value with the supply at its maximum limit.

Signal-to-Noise and Distortion (SINAD)

The ratio of the rms input signal amplitude to the rms value of the sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc.

Signal-to-Noise Ratio (SNR)

The ratio of the rms input signal amplitude to the rms value of the sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc.

Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. SFDR may be reported in dBc (that is, degrades as signal level is lowered) or dBFS (always related back to converter full scale).

Temperature Drift

The temperature drift for offset error and gain error specifies the maximum change from the initial (25°C) value to the value at T_{MIN} or T_{MAX} .

Total Harmonic Distortion (THD)

The ratio of the rms input signal amplitude to the rms value of the sum of the first six harmonic components.

Two-Tone SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. 100-Lead TQFP/EP Pin Configuration in LVDS Mode

Table 7. Pin Function Descriptions—100-Lead TQFP/EP in LVDS Mode

Pin No.	Mnemonic	Description
1	DCS MODE	Clock Duty Cycle Stabilizer (DCS) Control Pin, CMOS-Compatible. DCS = low (AGND) to enable DCS (recommended). DCS = high (AVDD1) to disable DCS.
2	DNC	Do Not Connect. These pins should float.
3	OUTPUT MODE	CMOS-Compatible Output Logic Mode Control Pin. OUTPUT MODE = 0 for CMOS mode, and OUTPUT MODE = 1 (AVDD1) for LVDS outputs.
4	DFS	Data Format Select Pin. CMOS control pin that determines the format of the output data. DFS = high (AVDD1) for twos complement, DFS = low (ground) for offset binary format.
5	LVDS_BIAS	Set Pin for LVDS Output Current. Place 3.7 k Ω resistor terminated to DRGND.
6, 18 to 20, 32 to 34, 36, 38, 43 to 45, 92 to 97	AVDD1	3.3 V ($\pm 5\%$) Analog Supply.
7	SENSE	Reference Mode Selection. Connect to AGND for internal 1 V reference; connect to AVDD2 for external reference.
8	VREF	1.0 V Reference I/O—Function Dependent on SENSE. Decouple to ground with 0.1 μ F and 10 μ F capacitors.
9, 21, 24, 39, 42, 46, 91, 98, 100, Exposed Heat Sink	AGND	Analog Ground. The exposed heat sink on the bottom of the package must be connected to AGND.
10	REFT	Differential Reference Output. Decoupled to ground with 0.1 μ F capacitor and to REFB (Pin 11) with 0.1 μ F and 10 μ F capacitors.
11	REFB	Differential Reference Output. Decoupled to ground with a 0.1 μ F capacitor and to REFT (Pin 10) with 0.1 μ F and 10 μ F capacitors.
12 to 17, 25 to 31, 35, 37	AVDD2	5.0 V Analog Supply ($\pm 5\%$).
22	VIN+	Analog Input—True.
23	VIN-	Analog Input—Complement.
40	CLK+	Clock Input—True.
41	CLK-	Clock Input—Complement.
47, 63, 75, 87, 48, 64, 76, 88	DRGND	Digital Output Ground.
	DRVDD	3.3 V Digital Output Supply (3.0 V to 3.6 V).
49	D0- (LSB)	D0 Complement Output Bit (LVDS Levels).
50	D0+	D0 True Output Bit.
51	D1-	D1 Complement Output Bit.
52	D1+	D1 True Output Bit.
53	D2-	D2 Complement Output Bit.
54	D2+	D2 True Output Bit.
55	D3-	D3 Complement Output Bit.
56	D3+	D3 True Output Bit.
57	D4-	D4 Complement Output Bit.
58	D4+	D4 True Output Bit.
59	D5-	D5 Complement Output Bit.
60	D5+	D5 True Output Bit.
61	D6-	D6 Complement Output Bit.
62	D6+	D6 True Output Bit.
65	D7-	D7 Complement Output Bit.
66	D7+	D7 True Output Bit.
67	DCO-	Data Clock Output—Complement.
68	DCO+	Data Clock Output—True.
69	D8-	D8 Complement Output Bit.
70	D8+	D8 True Output Bit.
71	D9-	D9 Complement Output Bit.
72	D9+	D9 True Output Bit.
73	D10-	D10 Complement Output Bit.
74	D10+	D10 True Output Bit.
77	D11-	D11 Complement Output Bit.
78	D11+	D11 True Output Bit.

Pin No.	Mnemonic	Description
79	D12–	D12 Complement Output Bit.
80	D12+	D12 True Output Bit.
81	D13–	D13 Complement Output.
82	D13+	D13 True Output Bit.
83	D14–	D14 Complement Output.
84	D14+	D14 True Output Bit.
85	D15–	D15 Complement Output.
86	D15+ (MSB)	D15 True Output Bit.
89	OR–	Out-of-Range Complement Output Bit.
90	OR+	Out-of-Range True Output Bit.
99	SFDR	CMOS control pin that enables (SFDR MODE = 1) a proprietary circuit that may improve the spurious-free dynamic range (SFDR) performance of the AD9446. It is useful in applications where the dynamic range of the system is limited by discrete spurious frequency content caused by nonlinearities in the ADC transfer function. SFDR MODE = 0 for normal operation; floats low.

	100	99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76		
	AGND	SFDR	AGND	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AGND	OR	D15	DRVDD	DRGND	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	DRVDD		
DCS MODE	1																								75	DRGND	
DNC	2																									74	D4
OUTPUT MODE	3																									73	D3
DFS	4																									72	D2
LVDS_BIAS	5																									71	D1
AVDD1	6																									70	D0
SENSE	7																									69	DNC
VREF	8																									68	DCO+
AGND	9																									67	DCO-
REFT	10																									66	DNC
REFB	11																									65	DNC
AVDD2	12																									64	DRVDD
AVDD2	13																									63	DRGND
AVDD2	14																									62	DNC
AVDD2	15																									61	DNC
AVDD2	16																									60	DNC
AVDD2	17																									59	DNC
AVDD1	18																									58	DNC
AVDD1	19																									57	DNC
AVDD1	20																									56	DNC
AGND	21																									55	DNC
VIN+	22																									54	DNC
VIN-	23																									53	DNC
AGND	24																									52	DNC
AVDD2	25																									51	DNC
	26																										
	27																										
	28																										
	29																										
	30																										
	31																										
	32																										
	33																										
	34																										
	35																										
	36																										
	37																										
	38																										
	39																										
	40																										
	41																										
	42																										
	43																										
	44																										
	45																										
	46																										
	47																										
	48																										
	49																										
	50																										

Figure 5. 100-Lead TQFP/EP Pin Configuration in CMOS Mode

Table 8. Pin Function Descriptions—100-Lead TQFP/EP in CMOS Mode

Pin No.	Mnemonic	Description
1	DCS MODE	Clock Duty Cycle Stabilizer (DCS) Control Pin, CMOS-Compatible. DCS = low (AGND) to enable DCS (recommended). DCS = high (AVDD1) to disable DCS.
2, 49 to 62, 65 to 66, 69, 3	DNC OUTPUT MODE	Do Not Connect. These pins should float. CMOS-Compatible Output Logic Mode Control Pin. OUTPUT MODE = 0 for CMOS mode, and OUTPUT MODE = 1 (AVDD1) for LVDS outputs.
4	DFS	Data Format Select Pin. CMOS control pin that determines the format of the output data. DFS = high (AVDD1) for twos complement, DFS = low (ground) for offset binary format.
5	LVDS_BIAS	Set Pin for LVDS Output Current. Place 3.7 k Ω resistor terminated to DRGND.
6, 18 to 20, 32 to 34, 36, 38, 43 to 45, 92 to 97	AVDD1	3.3 V ($\pm 5\%$) Analog Supply.
7	SENSE	Reference Mode Selection. Connect to AGND for internal 1 V reference; connect to AVDD2 for external reference.
8	VREF	1.0 V Reference I/O—Function Dependent on SENSE. Decouple to ground with 0.1 μ F and 10 μ F capacitors.
9, 21, 24, 39, 42, 46, 91, 98, 100, Exposed Heat Sink	AGND	Analog Ground. The exposed heat sink on the bottom of the package must be connected to AGND.
10	REFT	Differential Reference Output. Decoupled to ground with 0.1 μ F capacitor and to REF B (Pin 11) with 0.1 μ F and 10 μ F capacitors.
11	REF B	Differential Reference Output. Decoupled to ground with a 0.1 μ F capacitor and to REFT (Pin 10) with 0.1 μ F and 10 μ F capacitors.
12 to 17, 25 to 31, 35, 37	AVDD2	5.0 V Analog Supply ($\pm 5\%$).
22	VIN+	Analog Input—True.
23	VIN–	Analog Input—Complement.
40	CLK+	Clock Input—True.
41	CLK–	Clock Input—Complement.
47, 63, 75, 87,	DRGND	Digital Output Ground.
48, 64, 76, 88	DRVDD	3.3 V Digital Output Supply (3.0 V to 3.6 V).
67	DCO–	Data Clock Output—Complement.
68	DCO+	Data Clock Output—True.
70	D0(LSB)	D0 True Output Bit. (CMOS Levels)
71	D1+	D1 True Output Bit.
72	D2+	D2 True Output Bit.
73	D3+	D3 True Output Bit.
74	D4+	D4 True Output Bit.
77	D5+	D5 True Output Bit.
78	D6+	D6 True Output Bit.
79	D7+	D7 True Output Bit.
80	D8+	D8 True Output Bit.
81	D9+	D9 True Output Bit.
82	D10+	D10 True Output Bit.
83	D11+	D11 True Output Bit.
84	D12+	D12 True Output Bit.
85	D13+	D13 True Output Bit.
86	D14+	D14 True Output Bit.
89	D15+ (MSB)	D15 True Output Bit.
90	OR+	Out-of-Range True Output Bit.
99	SFDR	CMOS control pin that enables (SFDR MODE = 1) a proprietary circuit that may improve the spurious-free dynamic range (SFDR) performance of the AD9446. It is useful in applications where the dynamic range of the system is limited by discrete spurious frequency content caused by nonlinearities in the ADC transfer function. SFDR MODE = 0 for normal operation; floats low.

EQUIVALENT CIRCUITS




Figure 6. Equivalent Analog Input Circuit

05089-006




Figure 9. Equivalent CMOS Digital Output Circuit

05089-009




Figure 7. Equivalent LVDS_BIAS Circuit

05089-007




Figure 10. Equivalent Digital Input Circuit, DFS, DCS MODE, OUTPUT MODE

05089-010




Figure 8. Equivalent LVDS Digital Output Circuit

05089-008




Figure 11. Equivalent Sample Clock Input Circuit

05089-011

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, sample rate = 100 MSPS, LVDS mode, DCS enabled, $T_A = 25^\circ\text{C}$, 3.2 V p-p differential input, AIN = -0.5 dBFS, internal trimmed reference (nominal VREF = 1.6 V), unless otherwise noted.




Figure 12. 32K Point Single-Tone FFT/105 MSPS/2.3 MHz




Figure 13. 32K Point Single-Tone FFT/105 MSPS/70.3 MHz

THEORY OF OPERATION

The AD9446 architecture is optimized for high speed and ease of use. The analog inputs drive an integrated, high bandwidth track-and-hold circuit that samples the signal prior to quantization by the 16-bit pipeline ADC core. The device includes an on-board reference and input logic that accepts TTL, CMOS, or LVPECL levels. The digital output logic levels are user selectable as standard 3 V CMOS or LVDS (ANSI-644 compatible) via the OUTPUT MODE pin.

ANALOG INPUT AND REFERENCE OVERVIEW

A stable and accurate 0.5 V voltage reference is built into the AD9446. The input range can be adjusted by varying the reference voltage applied to the AD9446, using either the internal reference or an externally applied reference voltage. The input span of the ADC tracks reference voltage changes linearly. The various reference modes are described in the next few sections.

Internal Reference Connection

A comparator within the AD9446 detects the potential at the SENSE pin and configures the reference into four possible states, which are summarized in Table 9. If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (see Figure 14), setting VREF to ~1.6 V. Connecting the SENSE pin to VREF switches the reference amplifier output to the SENSE pin, completing the loop and providing a ~1.0 V reference output. If a resistor divider is connected, as shown in Figure 15, the switch again sets to the SENSE pin. This puts the reference amplifier in a noninverting mode with the VREF output defined as

$$V_{REF} = 0.5 \text{ V} \times \left(1 + \frac{R2}{R1} \right)$$

In all reference configurations, REFT and REFB drive the A/D conversion core and establish its input span. The input range of the ADC always equals twice the voltage at the reference pin for either an internal or an external reference.

Internal Reference Trim

The internal reference voltage is trimmed during the production test to adjust the gain (analog input voltage range) of the AD9446. Therefore, there is little advantage to the user supplying an external voltage reference to the AD9446. The gain trim is performed with the AD9446's input range set to 3.2 V p-p nominal (SENSE connected to AGND). Because of this trim and the fact that the 3.2 V p-p analog input range provides maximum ac performance, there is little benefit to using analog input ranges <2 V p-p. Users are cautioned that the differential nonlinearity of the ADC varies with the reference voltage. Configurations that use <3.2 V p-p may exhibit missing codes and, therefore, degraded noise and distortion performance.




Figure 14. Internal Reference Configuration




Figure 15. Programmable Reference Configuration

Table 9. Reference Configuration Summary

Selected Mode	SENSE Voltage	Resulting VREF (V)	Resulting Differential Span (V p-p)
External Reference	AVDD	N/A	2 × external reference
Programmable Reference	0.2 V to VREF	$0.5 \times \left(1 + \frac{R2}{R1}\right)$ (See Figure 15)	2 × VREF
Programmable Reference (Set for 2 V p-p)	0.2 V to VREF	$0.5 \times \left(1 + \frac{R2}{R1}\right)$, R1 = R2 = 1 kΩ	2.0 V p-p
Internal Fixed Reference	AGND to 0.2 V	1.6	3.2 V p-p

External Reference Operation

The AD9446’s internal reference is trimmed to enhance the gain accuracy of the ADC. An external reference may be more stable over temperature, but the gain of the ADC is not likely to be improved. Figure X shows the typical drift characteristics of the internal reference in both 1 V and 0.5 V modes.

When the SENSE pin is tied to AVDD, the internal reference is disabled, allowing the use of an external reference. An internal reference buffer loads the external reference with an equivalent 7 kΩ load. The internal buffer still generates the positive and negative full-scale references, REFT and REFB, for the ADC core. The input span is always twice the value of the reference voltage; therefore, the external reference must be limited to a maximum of 1.6 V.

Analog Inputs

As with most new high speed, high dynamic range ADCs, the analog input to the AD9446 is differential. Differential inputs improve on-chip performance because signals are processed through attenuation and gain stages. Most of the improvement is a result of differential analog stages having high rejection of even-order harmonics. There are also benefits at the PCB level. First, differential inputs have high common-mode rejection of stray signals, such as ground and power noise. Second, they provide good rejection of common-mode signals, such as local oscillator feedthrough. The specified noise and distortion of the AD9446 cannot be realized with a single-ended analog input, so such configurations are discouraged. Contact ADI for recommendations of other 16-bit ADCs that support single-ended analog input configurations.

With the 1 V reference (nominal value, see the Internal Reference Trim section), the differential input range of the AD9446’s analog input is nominally 3.2 V p-p or 1.6 V p-p on each input (VIN+ or VIN-).




Figure 16. Differential Analog Input Range for VREF = 1.6 V

The AD9446 analog input voltage range is offset from ground by 3.5 V. Each analog input connects through a 1 kΩ resistor to the 3.5 V bias voltage and to the input of a differential buffer. The internal bias network on the input properly biases the buffer for maximum linearity and range (see the Equivalent Circuits section). Therefore, the analog source driving the AD9446 should be ac-coupled to the input pins. The recommended method for driving the analog input of the AD9446 is to use an RF transformer to convert single-ended signals to differential (see Figure 18). Series resistors between the output of the transformer and the AD9446 analog inputs help isolate the analog input source from switching transients caused by the internal sample-and-hold circuit. The series resistors, along with the 1 kΩ resistors connected to the internal 3.5 V bias, must be considered in impedance matching the transformers input. For example, if R_T is set to 51 Ω, R_S is set to 33 Ω, and there is a 1:1 impedance ratio transformer, the input will match a 50 Ω source with a full-scale drive of 10.0 dBm. The 50 Ω impedance matching can also be incorporated on the secondary side of the transformer, as shown in the evaluation board schematic (see Figure X and Figure X).




Figure 17. Transformer-Coupled Analog Input Circuit

CLOCK INPUT CONSIDERATIONS

Any high speed ADC is extremely sensitive to the quality of the sampling clock provided by the user. A track-and-hold circuit is essentially a mixer, and any noise, distortion, or timing jitter on the clock is combined with the desired signal at the A/D output. For that reason, considerable care was taken in the design of the clock inputs of the AD9446, and the user is advised to give careful thought to the clock source.

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to the clock duty cycle. Commonly a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. The AD9446 contains a clock duty cycle stabilizer (DCS) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. As shown in Figure X, noise and distortion performance are nearly flat for a 30% to 70% duty cycle with the DCS enabled. The DCS circuit locks to the rising edge of CLK+ and optimizes timing internally. This allows for a wide range of input duty cycles at the input without degrading performance. Jitter in the rising edge of the input is still of paramount concern and is not reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates less than 30 MHz nominally. The loop has a time constant associated with it that needs to be considered in applications where the clock rate can change dynamically, which requires a wait time of 1.5 μ s to 5 μ s after a dynamic clock frequency increase (or decrease) before the DCS loop is relocked to the input signal. During the time period that the loop is not locked, the DCS loop is bypassed, and the internal device timing is dependant on the duty cycle of the input clock signal. In such an application, it may be appropriate to disable the duty cycle stabilizer. In all other applications, enabling the DCS circuit is recommended to maximize ac performance.

The DCS circuit is controlled by the DCS MODE pin; a CMOS logic low (AGND) on DCS MODE enables the duty cycle stabilizer, and logic high (AVDD1 = 3.3 V) disables the controller.

The AD9446 input sample clock signal must be a high quality, extremely low phase noise source to prevent degradation of performance. Maintaining 16-bit accuracy places a premium on the encode clock phase noise. SNR performance can easily degrade by 3 dB to 4 dB with 70 MHz analog input signals when using a high jitter clock source. (See the TBD application note.) For optimum performance, the AD9446 must be clocked differentially. The sample clock inputs are internally biased to \sim 2.2 V, and the input signal is usually ac-coupled into the CLK+ and CLK- pins via a transformer or capacitors. Figure 18 shows one preferred method for clocking the AD9446. The clock source (low jitter) is converted from single-ended to differential using an RF transformer. The back-to-back Schottky diodes across the secondary of the transformer limit clock excursions

into the AD9446 to approximately 0.8 V p-p differential. This helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9446 and limits the noise presented to the sample clock inputs.

If a low jitter clock is available, another option is to ac couple a differential ECL/PECL signal to the encode input pins, as shown in Figure 20.




Figure 18. Crystal Clock Oscillator, Differential Encode




Figure 19. Differential ECL for Encode

Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency (f_{INPUT}) and rms amplitude due only to aperture jitter (t_j) can be calculated using the following equation.

$$SNR = 20 \log[2\pi f_{INPUT} \times t_j]$$

In the equation, the rms aperture jitter represents the root-mean-square of all jitter sources, which includes the clock input, analog input signal, and ADC aperture jitter specification. IF undersampling applications are particularly sensitive to jitter, see Figure 20.

The clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9446. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or another method), it should be retimed by the original clock at the last step.




Figure 20. SNR vs. Input Frequency and Jitter

POWER CONSIDERATIONS

Care should be taken when selecting a power source. The use of linear dc supplies is highly recommended. Switching supplies tend to have radiated components that may be received by the AD9446. Each of the power supply pins should be decoupled as closely to the package as possible using 0.1 μF chip capacitors.

The AD9446 has separate digital and analog power supply pins. The analog supplies are denoted AVDD1 (3.3 V) and AVDD2 (5 V), and the digital supply pins are denoted DRVDD. Although the AVDD1 and DRVDD supplies may be tied together, best performance is achieved when the supplies are separate. This is because the fast digital output swings can couple switching current back into the analog supplies. Note that both AVDD1 and AVDD2 must be held within 5% of the specified voltage.

The DRVDD supply of the AD9446 is a dedicated supply for the digital outputs in either LVDS or CMOS output modes. When in LVDS mode, the DRVDD should be set to 3.3 V. In CMOS mode, the DRVDD supply may be connected from 2.5 V to 3.6 V for compatibility with the receiving logic.

DIGITAL OUTPUTS

LVDS Mode

The off-chip drivers on the chip can be configured to provide LVDS-compatible output levels via Pin 5 (OUTPUT MODE). LVDS outputs are available when OUTPUT MODE is CMOS logic high (or AVDD1 for convenience) and a 3.74 k Ω R_{SET} resistor is placed at Pin 7 (LVDSBIAS) to ground. Dynamic performance, including both SFDR and SNR, is maximized when the AD9446 is used in LVDS mode, and designers are encouraged to take advantage of this mode. The AD9446 outputs include complimentary LVDS outputs for each data bit (DX+/DX-), the overrange output (OR+/OR-), and the output data clock output (DCO+/DCO-). The R_{SET} resistor current is multiplied on-chip, setting the output current at each output equal to a nominal 3.5 mA ($11 \times I_{R_{SET}}$). A 100 Ω differential

termination resistor placed at the LVDS receiver inputs results in a nominal 350 mV swing at the receiver. LVDS mode facilitates interfacing with LVDS receivers in custom ASICs and FPGAs that have LVDS capability for superior switching performance in noisy environments. Single point-to-point net topologies are recommended, with a 100 Ω termination resistor located as close to the receiver as possible. It is recommended to keep the trace length less than 1 inch to 2 inches and to keep differential output trace lengths as equal as possible.

CMOS Mode

In applications that can tolerate a slight degradation in dynamic performance, the AD9446 output drivers can be configured to interface with 2.5 V or 3.3 V logic families by matching DRVDD to the digital supply of the interfaced logic. CMOS outputs are available when OUTPUT MODE is CMOS logic low (or AGND for convenience). In this mode, the output data bits, DX, are single-ended CMOS as is the overrange output, OR. The output clock is provided as a differential CMOS signal, DCO+/DCO-. Lower supply voltages are recommended to avoid coupling switching transients back to the sensitive analog sections of the ADC. The capacitive load to the CMOS outputs should be minimized, and each output should be connected to a single gate through a series resistor (220 Ω) to minimize switching transients caused by the capacitive loading.

TIMING

The AD9446 provides latched data outputs with a pipeline delay of TBD clock cycles. Data outputs are available one propagation delay (t_{PD}) after the rising edge of CLK+. Refer to Figure 2 and Figure 3 for detailed timing diagrams.

OPERATIONAL MODE SELECTION

Data Format Select

The data format select (DFS) pin of the AD9446 determines the coding format of the output data. This pin is 3.3 V CMOS compatible, with logic high (or AVDD1, 3.3 V) selecting twos complement, and DFS logic low (AGND) selecting offset binary format. Table 10 summarizes the output coding.

Output Mode Select

The OUTPUT MODE pin controls the logic compatibility, as well as the pinout of the digital outputs. This pin is a CMOS-compatible input. With OUTPUT MODE = 0 (AGND), the AD9446 outputs are CMOS-compatible and the pin assignment for the device is defined in Table 8. With OUTPUT MODE = 1 (AVDD1, 3.3 V), the AD9446 outputs are LVDS-compatible and the pin assignment for the device is defined in Table 7.

Duty Cycle Stabilizer

The DCS circuit is controlled by the DCS MODE pin; a CMOS logic low (AGND) on DCS MODE enables the DCS, and logic high (AVDD1, 3.3 V) disables the controller.

Table 10. Digital Output Coding

Code	VIN+ – VIN– Input Span = 3.2 V p-p (V)	VIN+ – VIN– Input Span = 2 V p-p (V)	Digital Output Offset Binary (D9.....D0)	Digital Output Twos Complement (D9.....D0)
65536	1.600	1.000	1111 1111 1111 1111	0111 1111 1111 1111
8192	0	0	1000 0000 0000 0000	0000 0000 0000 0000
8191	–0.0000488	–0.000122	0111 1111 1111 1111	1111 1111 1111 1111
0	–1.60	–1.00	00 0000 0000 0000	1000 0000 0000 0000

EVALUATION BOARD

Evaluation boards are offered to configure the AD9446 in either CMOS or LVDS mode only. This design represents a recommended configuration for using the device over a wide range of sampling rates and analog input frequencies. These evaluation boards provide all the support circuitry required to operate the ADC in its various modes and configurations. Complete schematics and silk screen plots follow. Gerber files are available from applications engineering that demonstrate the proper routing and grounding techniques that should be applied at the system level.

It is critical that signal sources with very low phase noise (<1 ps rms jitter) be used to realize the ultimate performance of the converter. Proper filtering of the input signal to remove harmonics and lower the integrated noise at the input is also necessary to achieve the specified noise performance.

The evaluation boards are shipped with an ac to 6 V dc power supply. The evaluation boards include low dropout regulators to generate the various dc supplies required by the AD9446 and its support circuitry. Separate power supplies are provided to isolate the DUT from the support circuitry. Each input configuration can be selected by proper connection of various jumpers (see Figure TBD).

The LVDS mode evaluation boards include an LVDS-to-CMOS translator, making them compatible with the high speed ADC FIFO evaluation kit (HSC-ADC-EVALA-SC). The kit includes a high speed data capture board that provides a hardware solution for capturing up to 32 kB of high speed ADC output data in a FIFO memory chip (user upgradeable to 256 kB). Software is provided to enable the user to download the captured data to a PC via the USB port. This software also includes a behavioral model of the AD9446 and many other high speed ADCs.


Behavioral modeling of the AD9446 is also available at www.analog.com/ADIsimADC. The ADIsimADC™ software supports virtual ADC evaluation using ADI proprietary behavioral modeling technology. This allows rapid comparison between the AD9446 and other high speed ADCs, with or without hardware evaluation boards.

The user may choose to remove the translator and terminations to access the LVDS outputs directly.

OUTLINE DIMENSIONS



100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]
(SV-100-3)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-026-AED-HD

NOTES

1. CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED.
2. THE PACKAGE HAS A CONDUCTIVE HEAT SLUG TO HELP DISSIPATE HEAT AND ENSURE RELIABLE OPERATION OF THE DEVICE OVER THE FULL INDUSTRIAL TEMPERATURE RANGE. THE SLUG IS EXPOSED ON THE BOTTOM OF THE PACKAGE AND ELECTRICALLY CONNECTED TO CHIP GROUND. IT IS RECOMMENDED THAT NO PCB SIGNAL TRACES OR VIAS BE LOCATED UNDER THE PACKAGE THAT COULD COME IN CONTACT WITH THE CONDUCTIVE SLUG. ATTACHING THE SLUG TO A GROUND PLANE WILL REDUCE THE JUNCTION TEMPERATURE OF THE DEVICE WHICH MAY BE BENEFICIAL IN HIGH TEMPERATURE ENVIRONMENTS.
3. THE EXPOSED HEAT SINK SOLDERED TO THE GROUND PLANE IS REQUIRED FOR THE 100-LEAD TQFP/EP.

Figure 21. 100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]
(SV-100-1)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Outline
AD9446BSVZ-80 ¹	-40°C to +85°C	100-Lead TQFP_EP	SV-100-3
AD9446BSVZ-100 ¹	-40°C to +85°C	100-Lead TQFP_EP	SV-100-3
AD9446-LVDS/PCB	+25°C	LVDS Mode Evaluation Board	

¹ Z = Pb-free part.

AD9446

NOTES