



The numbers at the end of the terminals indicate loading factors for low-power mW MRTL devices. Pin numbers vary with the package types. The alpha pin designations shown on the logic diagrams, used in conjunction with the Package Information Table (following the logic diagrams), make it possible to ascertain pin numbers for a specific device and package.

GATES




GATES (continued)

MC9823
Quad 2-Input AND Gate




$$c = a \cdot b$$

MC9824
Quad 2-Input NAND Gate



$$c = \overline{a \cdot b}$$


MC9825
Quad 2-Input OR Gate



$$c = a + b$$


EXPANDERS

MC921
Dual 2-Input Expander



$$i = \overline{a + b}$$


MC9821
Quad 2-Input Expander



$$c = \overline{a + b}$$


INVERTER

MC9818
Hex Inverter




$$g = \overline{h}$$

MC9820
Hex Expander



$$g = \overline{h}$$

FLIP-FLOPS

MC913
Type D Flip-Flop**DIRECT INPUT OPERATION** Ⓛ





S_D	C_D	Q	\bar{Q}
0	0	Ⓛ	Ⓛ
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION Ⓜ

t_n	t_{n+1}	
S	Q	\bar{Q}
1	1	0
0	0	1

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from $S_D = C_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
3. Direct inputs (S_D and C_D) must be low.


0 = low state
1 = high state
 t_n = time period prior to negative transition of clock pulse
 t_{n+1} = time period subsequent to negative transition of clock pulse

MC878, MC978
Dual Type D Flip-Flop**MC920**
J-K Flip-Flop**MC982**
J-K Flip-Flop**MC876, MC976**
Dual J-K Flip-Flop**CLOCKED INPUT OPERATION**

t_n	t_{n+1}		
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n

Direct input (C_D) must be low.

0 = low state
1 = high state

 t_n = time period prior to negative transition of clock pulse. t_{n+1} = time period subsequent to negative transition of clock pulse. Q_n = state of Q output in time period t_n .**MC822, MC922**
J-K Flip-Flop**DIRECT INPUT OPERATION** Ⓛ

S_D	C_D	Q	\bar{Q}
0	0	Ⓛ	Ⓛ
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION Ⓜ

t_n	t_{n+1}		
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from $S_D = C_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
3. Direct inputs (S_D and C_D) must be low.

0 = low state
1 = high state
 t_n = time period prior to negative transition of clock pulse
 t_{n+1} = time period subsequent to negative transition of clock pulse
 Q_n = state of Q output in time period t_n

NOTE:
Clock pulse fall time must be within the range of 10 ns to 100 ns on all J-K Flip-Flops.

(continued)

- FLIP-FLOPS (continued)

MC867 Quad Latch

TRUTH TABLE

E	D	Q _{n+1}	Q̄ _{n+1}
0	0	Q _n	Q̄ _n
0	1	Q _n	Q̄ _n
1	0	0	1
1	1	1	0

MC9822 Dual J-K Flip-Flop

CLOCKED INPUT OPERATION ①

t _n ②		t _{n+1} ②	
S	C	Q	Q̄
1	1	Q _n ③	Q̄ _n
1	0	1	0
0	1	0	1
0	0	Q̄ _n	Q _n ③

1. Direct input (C_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1}.
3. Q_n is the state of the Q output in the time period t_n.

HALF ADDERS

MC908 Half Adder

$$i = (a + b)(\bar{d} + \bar{f})$$

$$g = \bar{d} + \bar{f}$$

MC912 Half Adder


$$g = \bar{a} \cdot \bar{b} + \bar{d} \cdot \bar{f}$$

$$i = (a + b)(d + f)$$

mW MRTL LOGIC DIAGRAMS


DECODER

MC870
BCD-to-Decimal Decoder




BUFFERS

MC909
Buffer




$$g = \overline{b + d}$$

MC981
Dual Buffers



$$g = \overline{a + b}$$







MC898, MC998
Dual Buffers



$$c = \overline{b + m}$$

PACKAGE INFORMATION TABLE


(See instructions on preceding page.)

		L OR P SUFFIX CERAMIC & PLASTIC PACKAGES	F SUFFIX CERAMIC PACKAGES	G SUFFIX METAL PACKAGES
		 CASE 620 (L) CASE 648 (P) (16 pin)	 CASE 607 (14 pin)	 CASE 603 TO 100 (10 pin)
		 CASE 632 (L) CASE 646 (P) (14 pin)	 CASE 606 (10 pin)	 CASE 601 (8 pin)
Type No.	Pin No.	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	1 2 3 4 5 6 7 8 9 10 11 12 13 14	1 2 3 4 5 6 7 8 9 10
MC900			b d * g - i #	b - d * g - i #
MC901			a b c * - e - g #	a b c * e - g #
MC902			a - c * - e - g #	a - c * e - g #
MC903			b c d * - g h i #	b c d * - h i #
MC904			b c d * g h i #	b c d * g h i #
MC905			- b c d * g h i #	b c d * g h i #
MC906			b c d * g - i #	b c d * g - i #
MC907			- b c d * g h #	b c d * g h - #
MC914			b l m c * e f i j #	b l m c * e f i j #
MC815	MC915	b c * e f - - i j # l m n	b l m c * e f i j #	b l m c * e f i j #
MC816	MC916	- b c * e - - i j # l	- l b c * - e i j #	l b c * e i j #
MC824	MC924	a b c * e f g h i j # l m n	a b c f g e * h i j n l m #	l m b c * - f i j #
MC825	MC925	- b c * e f g - i j # l m n	l b c m n * e f g - i j #	l m b c * - f i j #
MC826	MC926	- b c * - f - - i j # l n	l m b c * - f i j #	a b c d * f g h i #
		Pin No.		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
MC927				a b c d * f g h i #
MC929				a b c d * - g h i #
MC871	MC971			a b c f g e * h i j n l m #
MC974				- a b c * - e f g #
MC875	MC975			l i n a n b c * g h e f j i #
MC877				
MC879				
MC880				
MC883	MC983			n m i c b a * e f g j i h #
MC884	MC984			l n a b c * e f g j - h #
MC885	MC985			a b c f g e * h i j n l m #
MC886	MC986			l b c - m n * e f g - i j #
MC887				
MC888	MC988			l m n a b c * e f g h i j #
MC889	MC989			h i j e f g * a b c l m n #
		Pin No.		1 2 3 4 5 6 7 8 9 10
MC890	MC990			l m n a b c * e f g h i j #
MC891	MC991			l m n a b c * e f g h i j #
MC892	MC992			l m a b n c * e f g h i j #
MC894				j i h f c * e b - n m l #
MC896	MC996			l m n b c * e f - h i j #
MC897	MC997			i f j e * c m l b #
MC899	MC999			
MC9801				
MC9802				
MC9804				
MC9807				
MC9809				
MC9813				
MC9814				
MC9815				
MC9819				

The numbers in parenthesis indicate loading factors for medium-power MRTL devices. The numbers at the end of the terminals indicate the normalized loading factors used for compatibility with the low-power mW MRTL devices when mixing the two power levels in a system. Pin numbers

vary with the package types. The alpha pin designations shown on the logic diagrams, used in conjunction with the Package Information Table (following the logic diagrams), make it possible to ascertain pin numbers for a specific device and package.

GATES



(continued)

GATES (continued)

<p style="text-align: center;">MC9813 Quad 2-Input AND Gate</p> <p style="text-align: center;">$c = a \cdot b$</p>	<p style="text-align: center;">MC9814 Quad 2-Input NAND Gate</p> <p style="text-align: center;">$c = \overline{a \cdot b}$</p>	<p style="text-align: center;">MC9815 Quad 2-Input OR Gate</p> <p style="text-align: center;">$c = a + b$</p>
--	--	---

BUFFERS

<p style="text-align: center;">MC900 Buffer</p> <p style="text-align: center;">$i = \bar{d}$ $g = \bar{\bar{d}}$</p>	<p style="text-align: center;">MC888/MC988 Dual 3-Input Buffer</p> <p style="text-align: center;">$n = \overline{a + b + c}$ $m = a + b + c$ $l = a + b + c$</p>	<p style="text-align: center;">MC899/MC999 Dual Buffer</p> <p style="text-align: center;">$j = \bar{f}$ $e = \bar{f}$</p>
---	--	--


INVERTERS

<p style="text-align: center;">MC927 Quad Inverter</p> <p style="text-align: center;">$i = \bar{a}$</p>	<p style="text-align: center;">MC889, MC989 Hex Inverter</p> <p style="text-align: center;">$a = \bar{n}$</p>
---	---

MRTL LOGIC DIAGRAMS

FLIP-FLOPS

MC816, MC916
J-K Flip-Flop




CLOCKED INPUT OPERATION

t_n		t_{n+1}	
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n

1. Direct input (C_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .

MC826, MC926
J-K Flip-Flop



CLOCKED INPUT OPERATION


t_n		t_{n+1}	
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n

DIRECT INPUT OPERATION

S_D	C_D	Q	\bar{Q}
0	0	0	1
1	0	1	0
0	1	0	1
1	1	1	1

1. Direct inputs (C_D and S_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .
4. Clock (T) to remain unchanged.
5. The output state will not change when the input state goes from $S_D = C_D = 0$ to $S_D = C_D = 1$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.

MC974
J-K Flip-Flop



CLOCKED INPUT OPERATION


t_n		t_{n+1}	
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n

1. Direct input (C_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .

NOTE:

Clock pulse fall time must be within the range of 10 ns to 100 ns on all J-K Flip-Flops except MC926, MC826F, and MC826G which have a range of 10 ns to 200 ns.

MC890, MC990
Dual J-K Flip-Flop




CLOCKED INPUT OPERATION (each Flip-Flop)

t_n		t_{n+1}	
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n


1. Direct input (C_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .

MC902
R-S Flip-Flop



R	S	Q_{n+1}
0	0	Q_n
0	1	1
1	0	0
1	1	0


MC891, MC991
Dual J-K Flip-Flop



(continued)

FLIP-FLOPS (continued)

MC9802
Dual J-K Flip-Flop




CLOCKED INPUT OPERATION

t_n ②		t_{n+1} ②	
S	C	Q	\bar{Q}
1	1	Q_n ③	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n ③

1. Preclear input (C_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .
4. Clock pulse fall time must be <100 ns.

FULL SUBTRACTOR

MC897, MC997
Dual Full Subtractor



TRUTH TABLE


Input Logic Level		Output Logic Level		
X	Y	B_i	D	B_o
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = YXB_i + \bar{Y}X\bar{B}_i + Y\bar{X}\bar{B}_i + \bar{Y}\bar{X}B_i$$

$$B_o = \bar{Y}\bar{X}B_i + Y\bar{X}B_i + Y\bar{X}\bar{B}_i + YXB_i$$


SCHMITT TRIGGER

MC9809
Quad Schmitt Trigger



COUNTER ADAPTER

MC901
Counter Adapter




$$g = a + b$$

$$e = (\bar{a} + b) \bar{c}$$


MRTL LOGIC DIAGRAMS

FULL ADDERS

MC896, MC996
Dual Full Adder



MC9804
4-Bit Parallel Full Adder



$$C_o = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}BC_i$$


$$S = ABC_i + A\bar{B}\bar{C}_i + \bar{A}BC_i + \bar{A}\bar{B}\bar{C}_i$$

TRUTH TABLE


TRUTH TABLE				
Input Logic Level			Output Logic Level	
A	B	C _i	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

HALF ADDERS

MC904
Half Adder




MC875, MC975
Dual Half Adder



SHIFT REGISTERS



MC905
Half-Shift Register



$$i = \bar{g} (b + c)$$

$$g = \bar{i} (c + d)$$



MC883, MC983
Dual Half-Shift Register



$$n = \bar{l} (a + b)$$

$$l = \bar{n} (c + b)$$


MC884, MC984
Dual Half-Shift Register
(without inverter)



$$n = \bar{l} (a + b)$$

$$l = \bar{n} (c + b)$$

MC906
Half-Shift Register
(without inverter)




$$i = \bar{g} (b + c)$$

$$g = \bar{i} (c + d)$$

DataSheet4U.com


MC894
Serial-Parallel Shift Register



MRTL LOGIC DIAGRAMS


COUNTERS

**MC877
Binary Up Counter**



DECODING LOGIC	
0	$\bar{A} \bar{B} \bar{C} \bar{D}$
1	$A \bar{B} \bar{C} \bar{D}$
2	$\bar{A} B \bar{C} \bar{D}$
3	$A B \bar{C} \bar{D}$
4	$\bar{A} \bar{B} C \bar{D}$
5	$A \bar{B} C \bar{D}$
6	$\bar{A} B C \bar{D}$
7	$A B C \bar{D}$
8	$\bar{A} \bar{B} C D$
9	$A \bar{B} C D$
10	$\bar{A} B C D$
11	$A B C D$
12	$\bar{A} \bar{B} C \bar{D}$
13	$A \bar{B} C \bar{D}$
14	$\bar{A} B C D$
15	$A B C D$


**MC880
Decade Up Counter**



DECODING LOGIC				
0	\bar{A}	\bar{B}	\bar{C}	\bar{D}
1	A	\bar{B}	\bar{C}	\bar{D}
2	\bar{A}	B	\bar{C}	\bar{D}
3	A	B	\bar{C}	\bar{D}
4	\bar{A}	\bar{B}	C	\bar{D}
5	A	\bar{B}	C	\bar{D}
6	\bar{A}	B	C	\bar{D}
7	A	B	C	\bar{D}
8	\bar{A}	\bar{B}	\bar{C}	D
9	A	\bar{B}	\bar{C}	D


EXPANDERS

**MC885, MC985
Quad 2-Input Expander**




$c = a + b$

**MC886, MC986
Dual 4-Input Expander**



$i = b + c + m + n$


**MC9819
Hex Expander**



$g = h$

MULTIFUNCTION DEVICES

MC879
(1 J-K Flip-Flop, 1 Expander, 2 Buffers)




CLOCKED INPUT OPERATION

t_n		t_{n+1}	
S	C	Q	\bar{Q}
1	1	Q_n	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n


1. Direct input (C_b) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .

MC887
(1 J-K Flip-Flop, 1 Inverter, 2 Buffers)




DATA ROUTING FUNCTIONS

MC9801
Dual 4-Channel Data Selector



MC9807
Dual 4-Channel Data Distributor



TRUTH TABLE

Input Select		Data Line Selected
S1	S2	
0	0	D1
0	1	D2
1	0	D3
1	1	D4

TRUTH TABLE

		INPUTS			OUTPUTS				
		D	S1	S2	0	1	2	3	
Pin Numbers	a	a	b	q	c	e	p	n	
	i	h	j	g	f	k	l		
	Level		0	*	*	0	0	0	0
	1	0	0	1	0	0	0	0	
1	0	1	0	1	0	0	0		
1	1	0	0	0	0	1	0		
1	1	1	1	0	0	0	1		

* Either state.

MRTL LOGIC DIAGRAMS

MAXIMUM RATINGS ($T_A = 25^{\circ}\text{C}$)

Rating	Symbol	Value	Unit
Input Voltage	—	+4	Vdc
Power Supply Voltage (Pulsed ≤ 1 second)		+6	Vdc
Operating Temperature Range MC900 Series	T_A	-55 to +125	$^{\circ}\text{C}$
MC800P Series		0 to +75	
Storage Temperature Range Metal Can, Flat Package Plastic Package	T_{stg}	-65 to +150	$^{\circ}\text{C}$
		-55 to +125	

et4U.com

DataSheet4U.com

DataShee

INSTRUCTIONS FOR USE OF PACKAGE INFORMATION TABLE


MC900 and MC800 Series Medium-Power MRTL devices are available in the packages pictured in the following table as indicated on the line following each device type number. Plastic and dual-in-line ceramic packaged devices are available in the MC800 Series only.

Pin numbers for any of the following devices and packages may be determined by:

1. Find the device among the logic diagrams appearing on the preceding pages (grouped by function). Note the alpha pin designations for the device.
2. Find the device type number in the left hand columns of the "Package Information Table".
3. The letters in the columns following the type number and below the drawing of the desired package indicate the correct pin numbers for the specific package by their numbered positions beneath the package drawing. (These letters are the same as indicated on the logic diagram for the device.)
4. Notes: Blanks in an area following the type number and directly beneath a package indicate the device is not available in that package. A dash indicates this pin or lead is not connected nor otherwise utilized for this device and package.
* indicates this pin number is the ground connection for this device and package.
indicates this pin number is the V_{CC} connection for this device and package.

TYPICAL OPERATING CHARACTERISTICS FOR mW MRTL J-K FLIP-FLOPS

FIGURE 1 - CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to V_H . t_r is not critical but should be $< 1.0 \mu s$.
- B. Biases of all other inputs are applied. V_{CC} is applied without interruption throughout the testing.
- C. Apply momentary ground, when applicable.
- D. Clock pulse is allowed to fall to V_L . t_f remains within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC800 Series

T_A	V_L	V_H
+25°C	+460 ± 2.0 mVdc	+850 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+900 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+760 ± 2.0 mVdc

MC900 Series

T_A	V_L	V_H
+25°C	+450 ± 2.0 mVdc	+800 ± 2.0 mVdc
-55°C	+650 ± 2.0 mVdc	+985 ± 2.0 mVdc
+125°C	+260 ± 2.0 mVdc	+605 ± 2.0 mVdc

FIGURE 2 - TOGGLE MODE TEST CIRCUIT



$f = 4.0 \text{ MHz}$
 Duty Cycle = 25% to 75%
 t_r & $t_f < 10 \text{ ns}$

NOTE:


Waveform at the output test point should be 1/2 the frequency of the waveform at the input test point.

SWITCHING TIMES

Test	Figure No. 3	Maximum (ns)
t_{T-Q-}	3B	150
t_{T-Q+}	3B	150
t_{S-T-}	3B	100
t_{S-T+}	3B	100
t_{C-T-}	3C	50
t_{C-T+}	3C	30
t_{C-Q-}	3C	50
t_{C-Q+}	3C	30
t_{T-S-}	3C	0
t_{T-S+}	3C	+5
t_{T-C-}	3C	0
t_{T-C+}	3C	+5
t_{C-D+Q-}	4	140
t_{C-D+Q+}	4	70
t_{S-D+Q-}	4	70
t_{S-D+Q+}	4	140


SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS

FIGURE 3A - SET-UP, RELEASE AND SWITCHING TIMES TEST CIRCUIT




$C1 = 20 \text{ pF}$ Including Jig and Probe $R1 = 1.5 \text{ k ohms} \pm 1.0\%$
 $C2 = 8.0 \text{ pF}$ Including Jig and Probe $D1 = 1N3063$ or Equivalent

FIGURE 3B - SWITCHING TIME WAVEFORMS




NOTE: Whichever input pin (S or C) is tied to MC909 Buffer on input pin B is at virtual ground when the input is tied to V_{BOT}.

FIGURE 3C - SET-UP AND RELEASE TIME



FOR DEFINITIONS OF SET-UP AND RELEASE TIMES, SEE GENERAL INFORMATION SECTION.

FIGURE 4 - DIRECT SET AND DIRECT CLEAR PROPAGATION DELAY TIME



$f = 1.0 \text{ MHz}$
 t_r & $t_f < 10 \text{ ns}$

$C1 = 8.0 \text{ pF}$ Including Jig and Probe
 $R1 = 1.5 \text{ k ohms} \pm 1.0\%$
 $D1 = 1N3063$ or EQUIVALENT

