

Data Sheet July 1999 File Number 4614.1

Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer

Intersil's Satellite Applications FlowTM (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability.

The Intersil HCS138T is a Radiation Hardened 3-to-8 Line Decoder/Demultiplexer. The outputs are active in the low state. Two active low and one active high enables (E1, E2, E3) are provided. If the device is enabled, the binary inputs (A0, A1, A2) determine which one of the eight normally high outputs will go to a low logic level.

Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.

Detailed Electrical Specifications for the HCS138T are contained in SMD 5962-95727. A "hot-link" is provided from our website for downloading.

www.intersil.com/spacedefense/newsafclasst.asp

Intersil's Quality Management Plan (QM Plan), listing all Class T screening operations, is also available on our website.

www.intersil.com/spacedefense/newsafclasst.asp

Ordering Information

ORDERING NUMBER	PART NUMBER	TEMP. RANGE (°C)		
5962R9572701TEC	HCS138DTR	-55 to 125		
5962R9572701TXC	HCS138KTR	-55 to 125		


NOTE: Minimum order quantity for -T is 150 units through distribution, or 450 units direct.

Features


- QML Class T, Per MIL-PRF-38535
- · Radiation Performance
 - Gamma Dose (γ) 1 x 10⁵ RAD(Si)
 - Latch-Up Free Under Any Conditions
 - SEP Effective LET No Upsets: >100 MEV-cm²/mg
 - Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/Bit-Day (Typ)
- 3 Micron Radiation Hardened SOS CMOS
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
- · Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- · Input Logic Levels
 - $V_{IL} = 0.3 V_{CC} Max$
 - $V_{IH} = 0.7 V_{CC} Min$
- Input Current Levels Ii ≤ 5mA at V_{OL}, V_{OH}

Pinouts


HCS138DTR (SBDIP), CDIP2-T16 TOP VIEW



HCS138KTR (FLATPACK), CDFP4-F16 TOP VIEW



Functional Diagram



TRUTH TABLE

INPUTS													
ENABLE						OUTPUTS							
E3	E2	E1	A2	A 1	Α0	<u>Y0</u>	<u>¥1</u>	<u>¥2</u>	<u></u> 73	Y 4	<u>Y5</u>	<u>Y6</u>	Y7
Х	Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Ħ
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = High Level, L = Low Level, X = Don't Care

Die Characteristics

DIE DIMENSIONS:

 $(2159\mu m \times 2565\mu m \times 533\mu m \pm 51\mu m)$

85 x 101 x 21mils ±2mil

METALLIZATION:

Type: Al Si

Thickness: 11.0kÅ ±1kÅ

SUBSTRATE POTENTIAL:

Unbiased Silicon on Sapphire

BACKSIDE FINISH:

Sapphire

PASSIVATION:

Type: Silox (S_iO₂)

Thickness: 13.0kÅ ±2.6kÅ

WORST CASE CURRENT DENSITY:

< 2.0e5 A/cm²

TRANSISTOR COUNT:


264

PROCESS:

CMOS SOS

Metallization Mask Layout

HCS138T



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS138 is TA14361A.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com