
Outline



The PCL series are motion control IC's which allow programming of output frequency with an external CPU. In addition, the PLC series are equipped with ramp up/down control which can vary the output frequency linearly.

A variety of inputs and outputs are provided for sophisticated control through software. Three models (PCL-80K, PCL-240K, PCL-3M) with varying degrees of sophistication are offered to enable the system designer to choose the appropriate chip to do the job—no more, no less.

Features:

Return to home—manually initiated.


• Ramp up/down: available on all the three models, to control the output frequency linearly.

●The PCL-3M chip has the following additional features: input/outputs: alarm and "servo ready" inputs; "servo-on" and deviation counter reset signal outputs; encoder A, B, and Z phase signal inputs; completed position output.

◆The PCL-3M also has two multi-purpose counters. The user can utilize the counters for counting functions such as, counting a prevailing position, or measuring the deviation between command and feedback signals. In addition, the PCL-3M chip has a host of other features, some of which are: output interrupt based on a set of conditions, read-out of preset commands and the identification of the frequency output conditions. Detailed technical manuals are available on the PCL-80K, PCL-240K and PCL-3M.

Specifications			
Items Models	PCL-80K	PCL-240K	PCL-3M
Operating Conditions			
Ambient Temperature Range, Ta °C	0~70		
Supply Voltage, VDD V	4.5~5.5	4.75	5~5.25
Low Level Input Voltage, VIL V	0~0.8		0~0.8, 1.0
High Level Input Voltage, VIH V	2.0 ~ VDD		2.0, 4.0 ~ VDD
Clock Frequency, fclk Hz	4.9152M		9.8304M
Number of Dip Pins	40		42
Built-in Registers			
Down-Counter	FFFFFF		
Frequency Register 1	1FFF		3FFF
Frequency Register 2	1FFF		3FFF
Frequency Resister 3	1FFF		-
Ramping-up Rate Register	FFF	3FFF	FFFF
Ramping-down Rate Register	FFF	3FFF	
Ramping-down Point Register	1FFF	FFFFF	FFFFF
Multiplier Register	3FF		3FFF
Multi-purpose Counter 1	_		FFFFF
Multi-purpose Counter 2	-		FFFFF
Multi-purpose Counter Control Register	<u>-</u>		FF (high-place), FFFF (low-place
Deviation Counter Imposition Register			FFFF
Timer Register			FFFF '
Down-Counter Readout Register			Provided
Multi-purpose Counter-1 Read Register	_		Provided
Multi-purpose Counter-2 Read Register			Provided
Ramping-down Readout Register	_		Provided
Test Mode Register	_		Provided for internal operation chec
Input/Output Signals	EXTP, INS, LT, ZERO, FUP,	FDOWN, FKEEP	Input: Encoder's A-, B- and Z- phase signals, alarm signal, and pulse servo signal Output: Servo-on and deviation counter reset signals


Block Diagram & Pin Assignment—PCL-80K/PCL-240K



- ① OTS (Output Signal) Output It is a multi-purpose output signal and can be controlled through the CPU.
- ② CLOCK (Clock Signal) Input usually 5MHz) It is the reference clock for the output pulse. Accuracy of the output pulse does not include that of the reference clock.
- RESET (Reset Signal) Active low level input
 It resets the internal counter and all registers when it is low
 level
- ⑤ A1, ⑨ A0 (Address Bus) Input They are internal register select signals and usually connected to CPU addresses 1 and 0.
- (§) CS (Chip Select) Active low level input The low level signal places RD and WR signals in ENABLE condition, thereby making it possible for the CPU to read and write.
- ⑦, ⑧ (GND) Input These are test pins of the LSI and usually connected to the ground.
- ® RD (Read) Active low level input The low level signal lets the status or counter content be output to the data bus.
- WR (Write) Active low level input. The level level signal enables the counter and register to write.
- (I) SYNO (Synchro Out) Active low level output Synchronized clock is output for synchronized operation of multiple units of PCL-80K/PCL-240K.
- ① D0 to ③ to D7 (Data Bus) 3-state input/output These are dual-direction data bus.

- ② SD-, ② SD+ (Slew Down) Active low level inputs When a signal of the same direction as that of output pulse is low level during operation in the high speed mode, the frequency ramps down. If it is high level after then, the frequency ramps up.
- ② EL-, ② EL+ (End Limit) Active low level inputs When a signal of the same direction as that of the PDIR signal is low level during pulse output, pulse output stops immediately. During the low level, pulse cannot be output toward the direction but can be output toward the opposite direction.
- ② POUT (Pulse Output) Active low level output It is the pulse output pin. Its duty cycle is approx. 50%.
- ② PDIR (Pulse Direction) Output It gives the direction signal of output pulse. When it is low level, the minus direction signal is output.
- (3) HOLD (Hold) Active high level output It is high level when no pulse is output.
- ③ FDOWN (Frequency Down) Active high level output It is high level when frequency ramps down during operation in the high speed mode.
- ③ FKEEP (Frequency Keep) Active high level output It is high level when frequency is not ramping up nor down. It can be read in as a status signal.
- 32 FUP (Frequency Up) Active high level output It is high level while frequency is ramping up during operation in the high speed mode.
- ③ LT (Little) Active high level output It is high level when the counter content is smaller than the down-point register value.
- ③4 ZERO (Zero) Active high level output It is high level when the counter content is 0.
- (3) INT (Interrupt Request) Active low level output It is low level when the output pulse stops. It can be masked by CPU command and read as a status signal.
- ③ EXTP (External Pulse) Active low level input When operating the counter through an external pulse, input the pulse to this pin. The counter counts the pulse at the edge of rise.
- ③ INS (Input Signal) Input It is a multi-purpose input and the CPU can read the signal as a status signal.
- ③ ORG (Origin) Active low level input When it is low level during return to the mechanical origin, pulse output stops immediately. The signal can be read as a status signal.
- ③ SYNI (Synchro In) Active low level input For synchronized operation, it inputs the synchronized clock.

Block Diagram & Pin Assignment—PCL-3M



- (1), (2), (2), (3) Vss 0V
- ② CLOCK (Clock Signal) Input It is the external reference clock.
- ③ EZ (Encoder Zero) Input It is the encoder marker signal.
- (4) RESET (Reset Signal) Input It resets all counters and registers.
- 5 A1, 9 A0 (Address Signals) Input
- ⑥ CS (Chip Select) Input
- (7) EA, (38) EB (Encoder's A ϕ and B ϕ Signals) Input
- ® RD (Read Signal) Input
- 10 WR (Write Signal) Input
- (i) SYNO (Syncho Out) Output For synchronized operation and interpolation.
- (13) D0 to (20) D7 (Data Bus) Input/Output
- ② -SD (CCW Slew Down) Input Limit of ramping-down in CCW direction.
- (24) +SD (CW Slew Down) Input Limit of ramping-down in CW direction.
- 25 EL (CCW End Limit) Input End limit in CCW direction.
- (26) +EL (CW End Limit) Input End limit in CW direction.
- ② ErCC Output Multi-purpose output signal.
- (38) SvON (Servo ON) Output Multi-purpose output signal.
- ③ POUT (Pulse Output) Output Pulse output or CW pulse output.
- ③ PDIR (Pulse Direction) Output Pulse direction or CCW pulse output signal.
- ③ BUSY (Busy) Output Indicates that pulses are being output.
- PCCW (Pulse CCW) Input External pulse command input signal.
- PCW (Pulse CW) Input External pulse command input signal.
- 36 RDY (Ready) Input Multi-purpose input signal.
- ③ INT (Interrupt Request) Output Operation completeness output signal.
- 39 ALM (Alarm) Input Stop alarm input signal.
- 40 ORGI (Origin Signal) Input
- (4) SYNI (Synchro In) Input For synchronized operation.
- (22), (42) VDD 5V

