•₩YUNDAI

HY51V17805B Series

2M × 8-bit CMOS DRAM with Burst EDO

PRELIMINARY

DESCRIPTION

The HY51V17805B is the new generation and fast dynamic RAM organized 2.097.152x8-bit. The HY51V17805B utilized Hyundai's CMOS silicon gate process technology as well as advenced circuit techniques to prove wide operating margin to the users. This device can be packaged in industry-standard 28/28 plastic SOJ, TSOP-II and Reverse TSOP-II.

The HY51V17805B is a burst access DRAM in which all READ and WRITE cycles occur in bursts of four. The burst wrap around on a four byte boundary. This means only the two least significant bits of the CAS address

are modified internally to produce each address of the burst sequence.

The burst type, interleave or linear, is determined by excuting a WCBR cycle with address A0 set to either HIGH or LOW. A0 LOW will program the device to excute linear bursts, A0 HIGH will program the bursts to be interleave. For future compatability it is strongly recommended that the information 0010 000X (where x=A0) is supplied on addresses A7-A0 during the WCBR cycle. The WCBR cycle must be followed by a RAS-only or CBR refresh to exit programming mode.

FEATURES

· Low power dissipation Max. CMOS standby 0.83mW Max. TTL standby 0.33mW Max. operating

Speed	Power1	Power2
50	396mW	468mW
60	360mW	432mW
70	324mW	396mW

NOTE

Power1: Closed Row Burst Read/Write Power2: Open Row Burst Read/Write

- Single power supply of 3.3V±5%
- . All inputs and outputs are LVTTL compatible with 5V input/out put tolerance
- · Fast access and cycle time

Speed	tRAC	tCAC	tPC
50	52ns	10ns	15ns
60	60ns	11.6ns	16.6ns
70	70ns	15ns	20ns

- Burst EDO mode operation
- Multi-bit test capability
- · Burt order, interleave or linear, programmed by excuting WCBR cycle after initialization
- Industry-stardard x 8 pinout and package
- CAS-before-RAS, RAS-only refresh capability
- 2048 refresh cycles /32ms
- Four cycle EDO burst access


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
A0 - A10	Address Input
DQ0-DQ7	Data Input/Output
Vcc	Power (+3.3V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied. 1AD62-00-MAY95

EDO BURST MODE TRUTH TABLE

PRESENT-	RESULTING STATE	RAS	CAS	WE	OE	ADDRESS		DATA	
STATE	RESOLING STATE	TE RAS CAS WE		UE	Row	Column	DQ		
Any	idle	L → H	Н	X	Х	Х	Х	High-Z	
ldle	Row Open	H → L	Н	X	X	Row	X	High-Z	
Idle	CBR REFRESH	H → L	L	Н	X	X	X	High-Z	
Row Open	RAS-only REFRESH	H→L→H	Н	X	X	Row	X	High-Z	
Row Open	READ burst	L	H→L	Н	L	Х	Col	Data-Out	
Row Open	WRITE burst	L	H→L	L	X	X	Col	Data-In	
READ burst	TERMINATE READ burst	L	Н	H→L	X	X	X	High-Z	
WRITE burst	TERMINATE WRITE burst	L	Н	L→H	X	X	X	High-Z	
Idle	PROGRAM burst type	H → L	L	L	Х	A01	X	High-Z	
PROGRAM	EXIT PROGRAM MODE	H → L	L	Н	X	X	Х	High-Z	
PROGRAM	EXIT PROGRAM MODE	H→L→H	Н	X	Х	Row	Х	High-Z	

Note:

INTERLEAVE BURST SEQUENCE TABLE

OPERATION	ADDRESSES USED						
O' Elocitor	A9 - A2	A1	A0				
First access, register external CAS address	A9 - A2	A1	A0				
Second access (first burst address)	registered A9 - A2	registered A1	registered A0				
Third access (second burst address)	registered A9 - A2	registered A1	registered A0				
Fourth access (third burst address)	registered A9 - A2	registered A1	registered A0				

INTERLEAVE BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

^{1.} A WCBR cycle determines the burst sequence. A0=LOW sets burst sequence to linear, A0=HIGH set the burst sequence to interleave, A8 through A10 are don't care. A7-A0 should contain the sequence (0010 000X where X=A0) to ensure future compatability. A refresh cycle (RAS-only or CBR) must follow WCBR cycle to exit the programming mode.

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	ဇင
TSTG	Storage Temperature	-55 to 150	%
VIN, VOUT	Voltage on Any Pin Relative to Vss	-0.1 to 5.5	٧
los	Short Circuit Output Current	50	mA
PD	Power Dissipation	1.1	W

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(TA = 0^{\circ}C \text{ to } 70^{\circ}C)$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTE
Vcc	Power Supply Voltage	3.13	3.47	V	
ViH	Input High Voltage	2.0	5.5	>	2
VIL	Input Low Voltage	-1.0	0.8	V	2

NOTE: All Voltage are referenced to Vss.

DC CHARACTERISTICS

_(TA=0°C to 70°C, Vcc=3.3V±5%, Vss=0V, unless otherwise noted.)

SYMBOL	PARAMETER	R TEST CONDITIONS SPEED/ POWER		MIN.	MAX.	UNIT	NOTE
lu	Input Leakage Current	0V ≤ VIN ≤ 5.5V		-2	2	μА	
	(Any Input Pins)	All other pins not under test =	0V]		
ILO	Output Leakage Current	0V ≤ Vout ≤ 5.5V		-10	10	μΑ	
	(High impedance State)	RAS & CAS at VIH					
ICC1	Vcc Supply Current,	RAS & CAS at VIH (min.),		-	2	mA	
	TTL Standby	other Inputs ≥ Vss					
ICC2	Vcc Supply Current, CMOS Standby	RAS & CAS ≥ Vcc-0.2V		-	0.5	mA	
ICC3	Vcc Supply Current,	tPC = tPC (min): 50% duty	50	-	110	mA	5
	Operating ; Closed Row	cycle on RAS: Open Row, 4	60	-	100		
	Burst Read / Write	Cycle Burst, Close Row	70	-	90		
ICC4	Vcc Supply Current,	tPC = tPC (min): Alternating	50	-	130	mA	5
	Operating : Open Row	4 cycles inactivity	60	-	120		l
	Burst Read / Write		70	_	110		
ICC5	Vcc Supply Current,	tPC = tPC (min.)	50	-	150	mA	4
	RAS-only refresh		60	-	140		
			70	-	130		
ICC6	Vcc Supply Current,	tRC = tRC (min.)	50	-	150	mΑ	4,6
	CAS-before- RAS refresh	•	60	-	140		
			70	-	130		
VOL	Output Low Voltage	IoL = 2mA		-	0.4	٧	
Voh	Output High Voltage	IOH = -2mA		2.4	-	V	

CAPACITANCE

(TA=25°C, Vcc=3.3V±5%, Vss=0V, f=1MHz, unless otherwise noted.)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTE
Ci1	Input Capacitance : Address		5	рF	3
Cl2	Input Capacitance : RAS		6	ρF	3
Сіз	Input Capacitance : CAS, WE, OE		5	pF	3
Сю	Data Input/Output Capacitance : DQ		7	pF	3

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3.3V \pm 5%, Vss=0V, unless otherwise noted.) NOTE: 7, 8, 9, 10, 11

			HY51V17805BJC/TC/RC				UNIT			
#	SYMBOL	PARAMETER	-50 -60				0 -70			NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		ļ
1	tPC	Burst EDO Cycle Time	15	-	16.6	-	20	<u> </u>	ns	ļ
2	tRAC:	Access Time from RAS	-	50	-	60	-	70	ns	ļ
3	tCAC	Access Time from CAS	<u> </u>	10		11.6	-	15	ns	ļ
4	tAA	Access Time from Column-Address	<u> </u>	25		28.2		35	ns	12
5	tOEA	Output Enable Access Time	-	10	-	12		15	ns	
6	tCOH	Data Hold Time from CAS Low	3	<u> </u>	3	-	3	<u> </u>	กร	<u> </u>
7	tRAS	RAS Pulse Width	50	125K	60	125K	70	125K	ns	
8	tRP	RAS Precharge Time	30	-	40	-	50	<u> </u>	ns	
9	tRSH	RAS Hold Time	0	ļ <u>-</u> .	0		0	<u> </u>	ns	<u> </u>
10	tCAS	CAS Pulse Width	5	10K	5	10K	5	10K	ns	
11	tCP	CAS Precharge Time	5	<u> </u>	5	-	5	<u> </u>	ns	<u> </u>
12	tRCD1	RAS to CAS Delay Time	20	-	16.6	<u> </u>	20	<u> </u>	ns	
13	tRCD2	RAS to CAS Delay Time	40	-	46.6	-	55	-	ns	ļ.,
14	tCRP	CAS to RAS Precharge Time	10	-	10	<u> </u>	10		ns	
15	tASR	Row-Address Set-up Time	1.5		1.5	-	1.5	-	ns	<u> </u>
16	tRAH	Row-Address Hold Time	8.5		8.5	-	8.5	-	ns	
17	tASC	Column-Address Set-Up Time	1.5		1.5		1.5	-	ns	
18	tCAH	Column-Address Hold Time	8.5	<u> </u>	8.5		8.5		ns	
19	tRCS	Read Command Set-Up Time	3	-	4	<u> </u>	5		ns	
20	tRCH	Read Command Hold Time	5		5	-	5	-	ns	
21	tOEP	OE High Pulse Width	10	-	10	-	10	<u> </u>	ns	
22	toelz	OE to Output Low-Z	3		3	-	3	-	ns	13
23	tOD	Output Disable	4	10	4	10	4	15	ns	13
24	toes	Output Enable Set-Up (Only near CAS)	3	-	3		3	-	ns	
25	tOEH	Output Enable Hold (Only near CAS)	5	<u> </u>	5	-	5		ns	
26	tCLZ	CAS to Output in Low-Z	3	-	3	<u> </u>	3		ns	13
27	tOFF	Output Buffer Turn-Off Delay	4	10	4	10	4	15	ns	13
28	tBTH	Burst Terminate Hold Time	3	-	3	-	3	-	ns	ļ
29	tBTHZ	Output Disable From Burst Terminate	7	13	7	13	7	13	ns	13,16
30	twcs	WE Command Set-Up Time	3		4		5		ns	
31	twch	Write Command Hold Time	5	-	5	<u> </u>	5	-	ns	
32	twnz	WE to Output High-Z	4	10	4	10	4	15	ns	13,16
33	tTP	Burst Term Inate Pulse Width	6	-	6	-	8	-	ns	14
34	tCRW	CAS Low to RAS High (Required Only for WRITE cycle)	15	-	16.6	<u> </u>	20	-	ns	
35	tDS	Data-in Set-Up Time	0		0	-	0	_	ns	ļ
36	tDH	Data-in Hold Time	5	-	5	 -	5		ns	
37	tT	Transition Time (rise or fall)	1.5	50	1.5	50	1.5	50	ns	-
38	tREF	Refresh Period (2048 Cycle)	-	32	-	32	-	32	ms	
39	tRPC	RAS to CAS Precharge Time	5		5	<u> </u>	5	-	ns	
40	tRC	Random Read or Write cycle Time	90	-	110		130	-	ns	
41	twrp	WE Set-Up Time (CBR or WCBR)	10		10		10		ns	
42	twrh	WE Hold Time (CBR or WCBR)	10		10	-	10	<u> </u>	ns	
43	tCPN	CAS Precharge Time (CBR or WCBR)	10		10		10	-	ns	
44	tCSR	CAS Set-Up Time (CBR or WCBR)	10	-	10	<u> </u>	10		ns	6
45	tCHR	CAS Hold Time (CBR or WCBR)	15	-	15	-	15	-	ns	6

NOTE:

- 1. All voltage referenced to Vss.
- 2. Input Power-up : VIH ≤ +5.5V and VCC ≤ +3.13V

for $t \le 200$ msec.

- 3. This parameter is sampled. VCC=3.3V \pm 5% : f=1 MHz
- 4. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum tec and 50 percents duty cycle. The outputs are open.
- 6. Enables on-chip refresh and address counters.
- 7. Initialization consists of an initial pause of 100µs after power-up followed by eight RAS refresh cycles (RAS-only or CBR with WE HIGH). This sequence must be executed before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded. A WCBR cycle must be executed to initalize the burst type, interleave or linear followed by a RAS-only or CBR refresh cycle.
- 8. AC characteristics assume tT=1.5ns.
- All output timings are referenced to 1.5V and all input timings are referenced to 1.5V, unless otherwise specified. Inputs must be driven to the appropriate voltage levels indicated by the corresponding timing diagrams when A.C. specifications are measured, as shown in Figure 1.
- 10.In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11.NC pins are assumed to be left floating and are not tested for leakage.
- 12.tax is a calculated specification which is the sum of tPC and tCAC.
- 13.Output loading is specified with CL=5pF as Figure 2. Transition is measured ± 200mV from steady state voltage. These parameters are sampled.
- 14. Applies only during burst termination operation.
- 15.AC output loading is specified with CL=50pF as in Figure 3. Figure 4. is shown for reference. Transition is measured at the 1.5V referenced level.
- 16. The latter of tWHZ or tBTHZ satisfied will place the DQ pins in the High-Z state.



Fig. 1 TIMING SPECIFICATIONS

Fig. 3 AC TIMING OUTPUT LOAD EQUIVALENT






Fig. 4 OUTPUT LOAD EQUIVALENT



TIMING DIAGRAM

BURST EDO READ CYCLE




- 1. WE transitioning LOW will terminate the burst and reset the burst counter provided tTP and tBTH are satisfied.

 The DQs will be placed in the High-Z state once the latter of tWHZ or tBTHZ is satisfied.
- When CAS is HIGH if OE transition HIGH during a burst READ cycle then transitions LOW, the outputs will remain in HIGH-Z until tCLZ after the next falling edge of CAS.
- The combination of RAS and CAS HIGH close the row and tristate the bus. toff is measured from the last signal (RAS or CAS) that transitions HIGH.
- 4. Output enable (OE) is an asynchronous signal.

 The toes and toeh specifications are required only when Output enable transitions from active (LOW) to inactive (HIGH) either toes, before the falling edge of CAS or toeh, after the falling edge of CAS.


 When OE transitions HIGH after CAS transitions LOW, the DQ pins are placed in the High-Z state and will remain in the High-Z state until another CAS LOW transitions occurs, regardless of the state of OE.
- 5. WE transitioning LOW and returning HIGH prior to CAS going HIGH will not terminate the burst.

BURST EDO WRITE CYCLE




- 1. WE transitioning HIGH will terminate the burst and reset the burst counter provied tTP and tBTH are satisfied.
- 2. WE transitioning HIGH and returning LOW prior to CAS going HIGH will not terminate the burst.

BURST EDO READ/WRITE CYCLE



- 1. WE transitioning LOW will terminate the burst and reset the burst counter provided tTP and tBTH are satisfied. tTP is met by the READ burst being terminated by a WRITE burst. The DQs will be placed in the High-Z state once the latter of the twHz or tBTHz is satisfied.
- 2. The combination of RAS and CAS HIGH close the row and place the DQs pins in the High-Z state.


BURST EDO WRITE/READ CYCLE




- 1. WE transitioning HIGH will terminate the burst and reset the burst counter. The tBTH time is not required as it is satisfied by tRCs: tTP is met by the WRITE burst being terminated by a READ burst.
- 2. WE transitioning LOW will terminate the burst and reset the burst counter provided tTP and tBTH are satisfied.

 The DQs will be placed in the High-Z state once the latter of tWHZ or tBTHZ is satisfied.
- 3. The combination of RAS and CAS HIGH close the row and place the DQ pins in the High-Z state. toff is measured from the last signal (RAS or CAS) that transitions HIGH.


RAS-ONLY REFRESH CYCLE



CBR REFRESH CYCLE




WCBR PROGRAM CYCLE




- 1. A0 LOW sets the burst sequence to linear bursts. A0 HIGH sets the burst sequence to interleave bursts. Addresses A8 through A10 are don't cares. Address A7-A1 should contain the state of (0010 000Xs where x=A0) to ensure future compatability. The burst sequence will remain set until the device power is interrupted or another WCBR cycle is executed.
- 2. A RAS-only or CBR refresh cycle must be executed after the WCBR cycle to exit the programming mode.

PACKAGE INFORMATION

300 mil 28 pin Small Outline J-form Package (JC)



300 mil 28 pin Thin Small Outline Package (TC) (RC)



4675088 0004690 9T8 ■ 4675088 0004690 9T8 ■ 665

ORDERING INFORMATION

PART NO	SPEED	POWER	PACKAGE
HY51V17805BJC	50/60/70		SOJ
HY51V17805BTC	50/60/70		TSOP-II
HY51V17805BRC	50/60/70		TSOP-II(R)