

**Description**

The PUMA 67E4007/A is a 4Mbit CMOS EEPROM in a JEDEC J-leaded Ceramic Surface Mount Substrate. The output width is user configurable as 8, 16 or 32 bits wide using CS1-4 and is available with two pinout options, single WE or WE1-4 (version A). Access times available are 150, 170, 200, and 250ns. Page write (256 bytes) is performed in 10ms with Toggle bit and DATA polling indication of cycle completion. The device also features both hardware and software data protection and a low power standby of 66mW maximum. Write cycle endurance is 10,000 Erase/Write cycles with a data retention time of 100 years.


May be screened in accordance with MIL-STD-883.

**Features**

- Access Times of 150/170/200/250 ns.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power 325 / 583 / 1100 mW (max).
- Low Power Standby 66mW (max).
- JEDEC 68 'J' Ceramic Surface Mount Substrate, available in two pinouts : Single WE, WE1~4 is version A.
- Byte and Page Write (256 Bytes) in 10ms maximum with DATA Polling and Toggle bit indication of end of Write.
- Hardware and Software Data Protection.
- Endurance of 10<sup>4</sup> Erase/Write Cycles and Data Retention Time of 100 years.


**Block Diagram**

(see page 11 for Block Diagram of A version)



**Pin Definition**

(see page 11 for A version Pinout)



**Pin Functions**

- A0~16** Address Inputs
- CS1~4** Chip Select
- WE** Write Enable (**WE1~4** on version A)
- V<sub>cc</sub>** Power (+5V)

- D0~31** Data Inputs/Outputs
- OE** Output Enable
- NC** No Connect
- GND** Ground

**DC OPERATING CONDITIONS**

Voltage on any pin relative to GND	$V_T$	-1.0 to +7.0	V
Storage Temperature	$T_{STG}$	-65 to +150	°C
Temperature Under Bias	$T_{BIAS}$	-65 to +135	°C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.  
 (2)  $V_T$  can be -3.5V pulse of less than 20ns.

**Recommended Operating Conditions**

Parameter	Symbol	min	typ	max	
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Input High Voltage	$V_{IH}$	2.0	-	$V_{CC}+1$	V
Input Low Voltage	$V_{IL}$	-0.1	-	0.8	V
Operating Temperature	$T_A$	0	-	70	°C
	$T_{AL}$	-40	-	85	°C (Suffix I)
	$T_{AM}$	-55	-	125	°C (Suffix M, MB)

**DC Electrical Characteristics ( $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )**

Parameter	Symbol	Test Condition	min	max	Unit
Input Leakage Current	Address, $\overline{OE}$ , $\overline{WE}$	$I_{L1}$ $V_{IN} = \text{GND to } V_{CC}$	-	40	$\mu\text{A}$
	CS1-4 <sup>(1)</sup> , WE1-4 <sup>(2)</sup>	$I_{L2}$ $V_{IN} = \text{GND to } V_{CC}$	-	10	$\mu\text{A}$
Output Leakage Current	$I_{LO}$	$V_{I/O} = \text{GND to } V_{CC}$ , $\overline{CS} = V_{IH}$	-	40	$\mu\text{A}$
Operating Supply Current	$I_{CC32}$	$\overline{CS} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ , $I_{I/O} = 0\text{mA}$ , $f = 5\text{MHz}$	-	200	mA
	$I_{CC16}$	As above.	-	106	mA
	$I_{CC8}$	As above.	-	59	mA
Standby Supply Current	(TTL levels)	$I_{SB1}$ $\overline{CS} = V_{IH}$ , $I_{I/O} = 0\text{mA}$ , Other Inputs = $V_{IH}$ , $\overline{OE} = V_{IL}$	-	12	mA
	(CMOS levels)	$I_{SB2}$ $\overline{CS} = V_{CC} - 0.3\text{V}$ , $I_{I/O} = 0\text{mA}$ , Other Inputs = $V_{CC}$ , $\overline{OE} = V_{IL}$	-	2	mA
Output Low Voltage	$V_{OL}$	$I_{OL} = 2.1\text{mA}$	-	0.4	V
Output High Voltage	$V_{OH}$	$I_{OH} = -400\mu\text{A}$	2.4	-	V

Notes: (1)  $\overline{CS}$  above are accessed through CS1-4. These inputs must be operated simultaneously for 32 bit operation, in pairs in 16 bit mode and singly for 8 bit mode.

(2) WE1-4 on the PUMA 67E4007A version, which are accessed as in note (1) above.

**Capacitance ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )**


Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Address, $\overline{OE}$	$C_{IN1}$ $V_{IN} = 0\text{V}$	-	50	pF
	CS1-4, WE1-4 <sup>(1)</sup>	$C_{IN2}$ $V_{IN} = 0\text{V}$	-	20	pF
I/O Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	-	50	pF

Notes: (1) On the PUMA 67E4007A version only.

This parameter is periodically sampled and not 100% tested.

**AC Test Conditions****Output Test Load**

- \* Input pulse levels: 0V to 3.0V
- \* Input rise and fall times: 10ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: See Diagram
- \*  $V_{CC} = 5V \pm 10\%$

**AC OPERATING CONDITIONS****Read Cycle**


Parameter	Symbol	-15		-17		-20		-25		Unit
		min	max	min	max	min	max	min	max	
Read Cycle Time	$t_{RC}$	150	-	170	-	200	-	250	-	ns
Address Access Time	$t_{AA}$	-	150	-	170	-	200	-	250	ns
Chip Select Access Time	$t_{CS}$	-	150	-	170	-	200	-	250	ns
Output Enable Access Time	$t_{OE}$	0	50	0	50	0	50	0	50	ns
Chip Select High to High Z Output <sup>(1)</sup>	$t_{HZ}$	0	60	0	60	0	60	0	60	ns
Output Enable High to High Z Output <sup>(1)</sup>	$t_{OHZ}$	0	50	0	50	0	50	0	50	ns
Chip Select Low to Active Output <sup>(1)</sup>	$t_{LZ}$	0	-	0	-	0	-	0	-	ns
Output Enable Low to Active Output <sup>(1)</sup>	$t_{OLZ}$	0	-	0	-	0	-	0	-	ns
Output Hold from Address Change	$t_{OH}$	0	-	0	-	0	-	0	-	ns

Notes: (1)  $t_{LZ}$  min,  $t_{HZ}$ ,  $t_{OLZ}$  min, and  $t_{OHZ}$  are periodically sampled and not 100% tested.  $t_{HZ}$  max. and  $t_{OHZ}$  max. are measured with  $C_L = 5pF$ , from the point when Chip Select or Output Enable return high (whichever occurs first) to the time when the outputs are no longer driven.


**Write Cycle**

Parameter	Symbol	min	typ	max	Unit
Write Cycle Time	$t_{WC}$	-	-	10	ms
Address Set-up Time	$t_{AS}$	0	-	-	ns
Address Hold Time	$t_{AH}$	50	-	-	ns
Output Enable Set-up Time	$t_{OES}$	10	-	-	ns
Output Enable Hold Time	$t_{OEH}$	10	-	-	ns
Chip Select Set-up Time	$t_{CS}$	0	-	-	ns
Write Hold Time	$t_{CH}$	0	-	-	ns
Chip Select Pulse Width	$t_{CW}$	100	-	-	ns
Write Pulse Width	$t_{WP}$	100	-	-	ns
Write Enable High Recovery	$t_{WPH}$	100	-	-	ns
Data Set-up Time	$t_{DS}$	50	-	-	ns
Data Hold Time	$t_{DH}$	10	-	-	ns
Data Valid	$t_{DV}$	-	-	1	$\mu s$
Delay to Next Write	$t_{DW}$	10	-	-	$\mu s$
Byte Load Cycle	$t_{BLC}$	0.2	-	100	$\mu s$

**Read Cycle Timing Waveform (WE = V<sub>IH</sub>)**




**AC Write Waveform - WE Controlled**




Notes WE above refers to WE1-4 on the PUMA 67E4007/A

**AC Write Waveform - CS Controlled**




**Page Mode Write Waveform**




Note: A8 through A14 must specify the page address during each high to low transition of Write Enable (or Chip select). Output Enable must be high only when Write Enable and Chip Select are both low.

WE above refers to WE1-4 on the PUMA 67E4007A

**DATA Polling Waveform**




**Toggle Bit Waveform**




WE above refers to WE1-4 on the PUMA 67E4007A

**Software Data Protection Enable Waveform**



**Software Data Protection Disable Waveform**



## DEVICE OPERATION

Where references are made to byte/word operations, the user will control the memory configuration of 8, 16, 32 bits wide using CS1-4. WE refers to WE1-4 on the PUMA 67E4007A.

### Read

The PUMA 67E4007/A read operations are initiated by both Output Enable and Chip Select(s) LOW. The read operation is terminated by either Chip Select(s) or Output Enable returning HIGH. This 2-line control architecture eliminates bus connection in a system environment. The data bus will be in a high impedance state when either Output Enable or Chip Select(s) is HIGH.

### Write

Write operations are initiated when both Chip Select(s) and Write Enable(s) are LOW and Output Enable is HIGH. The PUMA 67E4007/A supports both a Chip Select(s) and Write Enable(s) controlled write cycle. That is, the address is latched by the falling edge of either Chip Select(s) or Write Enable(s), whichever occurs last. Similarly, the data is latched internally by the rising edge of either Chip Select(s) or Write Enable(s), whichever occurs first. A byte/word write operation, once initiated, will automatically continue to completion, within 10 ms maximum.

### Page Mode Write

The page write feature of the PUMA 67E4007/A allows the entire memory to be written in 5 seconds. Page Write allows 256 bytes/words of data to be written prior to the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A8 through A16) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte/word write cycle, the host can write up to 256 bytes/words in the same manner as the first byte/word written. Each successive byte/word load cycle, started by the Write Enable(s) HIGH to LOW transition, must begin within 100  $\mu$ s of the falling edge of the preceding Write Enable(s). If a subsequent Write Enable HIGH to LOW transition is not detected within 100  $\mu$ s, the internal automatic programming cycle will commence.

### DATA Polling

The PUMA 67E4007/A features DATA Polling to indicate if the write cycle is completed. DATA polling allows a simple bit test operation to determine the status of the device, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the compliment of that data on D7. Once the programming is complete, D7 will reflect the true data. Note: If the PUMA 67E4007/A is in a protected state and an illegal write operation is attempted DATA Polling will not operate. Above refers to 8 bit mode, for 16 bit mode use D7, D15 and 32 bit mode uses D7, D15, D23, D31.

### TOGGLE bit

In addition to DATA polling, another method is provided to determine the end of a Write Cycle. During a write operation successive attempts to read data will result in D6 toggling between 1 and 0. Once a write is complete, this toggling will stop and valid data will be read. Above refers to 8 bit mode, for 16 bit mode use D6, D14 and 32 bit mode uses D6, D14, D22, D30.



### Hardware Data Protection

The PUMA67E4007/A provides three hardware features to protect nonvolatile data from inadvertent writes.

- Noise Protection - A Write Enable(s) pulse less than 10 ns will not initiate a write cycle.
- Default  $V_{CC}$  Sense - All functions are inhibited when  $V_{CC}$  is  $< 3.6$  V.
- Write Inhibit - Holding either Output Enable LOW, Write Enable(s) HIGH or Chip Select(s) HIGH will prevent an inadvertent write cycle during power on or power off, maintaining data integrity.

### Software Data Protection (SDP)

The PUMA67E4007/A offers a software controlled data protection feature, and is shipped with the software data protection disabled (device in standard operating mode). In this mode external circuitry should be used to protect the device during power-up/down operations. The host would then have open read & write access of the device once  $V_{CC}$  was stable.

The PUMA67E4007/A can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protect feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the PUMA67E4007/A is also protected against inadvertent and accidental writes in that, the software algorithm must be issued prior to writing additional data to the device.

### Operating Modes

The table below shows the logic inputs required to control the operation of the PUMA67E4007/A.

MODE	$\overline{CS1-4}$	$\overline{OE}$	$\overline{WE}$	OUTPUTS
Read	0	0	1	Data Out
Write	0	1	0	Data in
Standby	1	X	X	High-Z
Write Inhibit	X	X	1	
	X	0	X	

$$0 = V_{IL} : 1 = V_{IH} : X = V_{IH} \text{ or } V_{IL}$$


$\overline{WE}$  above refers to  $\overline{WE1-4}$  on the PUMA67E4007/A.

**Software Data Protection<sup>(1)</sup>**

Software controlled data protection, requires the use of a software algorithm before any Write can be performed. To enable this feature a special sequence of 3 Writes to 3 specific addresses must be performed. The three byte/ words sequence opens the page write window enabling the host to write from 1 to 256 bytes/ words of data. Once set the data protection remains operational until it is disabled by using a second algorithm; power transitions will not reset this feature.

Note that the PUMA 67E4007/A is supplied with the Software data Protection featured **disabled**.

The algorithms to enable and disable the protection are shown below:



- Notes:
- (1) Data D7 - D0 (hex); Address A16 - A0 (hex).
  - (2) Write Protect Mode will be activated at end of Write even if no other data is loaded.
  - (3) Write protect state will be disabled at end of write period even if no other data is loaded.
  - (4) 1 to 256 bytes/ words of data can be loaded.

Once initiated, the enable/Disable sequence of write operations should not be interrupted



**Note :** Load data above represents 8 bit mode. For 16 or 32 bit mode, place the load data in the 2 bytes or all 4 bytes on the data lines respectively. Eg/ 8 bit load data = 55<sub>HEX</sub>, 16 bit load data = FFFFECEC<sub>HEX</sub>

**All software write commands must obey the Page Write timing specifications.**


The process of disabling the Data Protection mode is very similar to that described for enable, except 6 bytes/ words must be loaded to specific locations in the EEPROM as shown. After  $t_{WC}$ , the PUMA 67E4007/A will be in standard operating mode.

Note here the use of the word 'load' to describe enabling and disabling the protection modes in preference to 'write'. Although it may seem that if the Write command sequence is performed to enable protection then the three bytes/ words at those addresses will be overwritten with AA,55,A0, this is not the case.

**Pin Definifion version A'** **Block Diagram version A**



**Package Details Dimensions in inches. Lead finish gold.**



**Military Screening Procedure**


**MultiChip Screening Flow** for high reliability product is in accordance with Mil-883 method 5004 .

**MB MULTICHIP MODULE SCREENING FLOW**

<b>SCREEN</b>	<b>TEST METHOD</b>	<b>LEVEL</b>
<b>Visual and Mechanical</b> Internal visual Temperature cycle Constant acceleration	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles, -65°C to +150°C) 2001 Condition B (Y1 & Y2) (10,000g)	100% 100% 100%
<b>Endurance</b> Write Cycle endurance and Data Retention performance	As Per Internal Specification	
<b>Burn-In</b> Pre-Burn-in electrical Burn-in	Per applicable device specifications at $T_A = +25^\circ\text{C}$ $T_A = +125^\circ\text{C}$ , 160hrs min	100% 100%
<b>Final Electrical Tests</b> Static (DC)  Functional  Switching (AC)	Per applicable Device Specification a) @ $T_A = +25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes a) @ $T_A = +25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes a) @ $T_A = +25^\circ\text{C}$ and power supply extremes b) @ temperature and power supply extremes	100% 100% 100% 100% 100% 100%
<b>Percent Defective allowable (PDA)</b>	Calculated at post-burn-in at $T_A = +25^\circ\text{C}$	10%
<b>Hermeticity</b> Fine Gross	1014 Condition A Condition C	100% 100%
<b>Quality Conformance</b>	Per Applicable Device Specification	Sample
<b>External Visual</b>	2009 Per vendor or customer specification	100%

**Ordering Information**

**PUMA 67E4007AMB-15 E**



Blank = 10k Cycles  
E = 100k Cycles

15 = 150 ns  
17 = 170 ns  
20 = 200 ns  
25 = 250 ns

Blank = Commercial Temperature  
I = Industrial Temperature  
M = Military Temperature  
MB = Screened in accordance with MIL-STD-883

Blank = WE1  
A = WE1~4.

4007 = 128Kx32, user configurable as 256Kx16 and 512Kx8

E = EEPROM

PUMA67 = 68 pin "J" Leaded Ceramic Surface Mount Module.