



CYPRESS

ADVANCE INFORMATION

CYM52KQT36AV25

# 18-Mb Pipelined MCM with QDR™ Architecture

## Features

- Separate Independent Read and Write Data Ports
  - Supports concurrent transactions
- 167 MHz Clock for High Bandwidth
  - 2.5 ns Clock-to-Valid access time
- Double Data Rate (DDR) interfaces on both Read & Write Ports (data transferred at 333 MHz) @167 MHz
- Two input clocks (K and  $\bar{K}$ ) for precise DDR timing
  - SRAM uses rising edges only
- Two output clocks (C and  $\bar{C}$ ) account for clock skew and flight time mismatches
- Single multiplexed address input bus latches address inputs for both READ and WRITE ports
- Separate Port Selects for depth expansion
- Synchronous internally self-timed writes
- 2.5V core power supply with HSTL Inputs and Outputs
- 13x15 mm, 1.0-mm pitch fBGA package, 165 ball (11x15 matrix)
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4V–1.9V)
- JTAG Interface
- Variable Impedance HSTL


## Functional Description

The CYM52KQT36AV25 is a 2.5V 18M Synchronous Pipelined SRAM equipped with QDR architecture. QDR architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data inputs to support Write operations. Access to each port is accomplished through a common address bus. The Read address is latched on the rising edge of the  $\bar{K}$  clock and the Write address is latched on the rising edge of  $\bar{K}$  clock. QDR has separate data inputs and data outputs to completely eliminate the need to “turn-around” the data bus required with common I/O devices. Accesses to the CYM52KQT36AV25 Read and Write ports are completely independent of one another. All accesses are initiated synchronously on the rising edge of the positive input clock (K). In order to maximize data throughput, both Read and Write ports are equipped with Double Data Rate (DDR) interfaces. Therefore, data can be transferred into the device on every rising edge of both input clocks (K and  $\bar{K}$ ) AND out of the device on every rising edge of the output clock (C and  $\bar{C}$ ) thereby maximizing performance while simplifying system design.

Depth expansion is accomplished with a Port Select input for each port. Each Port Select allows each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or  $\bar{K}$  input clocks. All data outputs pass through output registers controlled by the C or  $\bar{C}$  input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

## Logic Block Diagram





Selection Guide

	CYM52KQT36AV25 -167	CYM52KQT36AV25 -133	CYM52KQT36AV25 -100
Maximum Operating Frequency (MHz)	167	133	100
Maximum Operating Current (mA)	TBD	TBD	TBD

Pin Configuration - CYM52KQT36AV25 (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	VSS	NC	$\overline{WPS}$	$\overline{BWS}_2$	$\overline{K}$	$\overline{BWS}_1$	RPS	NC	VSS	NC
B	Q27	Q18	D18	A	$\overline{BWS}_3$	K	$\overline{BWS}_0$	A	D17	Q17	Q8
C	D27	Q28	D19	VSS	A	A	A	VSS	D16	Q7	D8
D	D28	D20	Q19	VSS	VSS	VSS	VSS	VSS	Q16	D15	D7
E	Q29	D29	Q20	VDDQ	VSS	VSS	VSS	VDDQ	Q15	D6	Q6
F	Q30	Q21	D21	VDDQ	VDD	VSS	VDD	VDDQ	D14	Q14	Q5
G	D30	D22	Q22	VDDQ	VDD	VSS	VDD	VDDQ	Q13	D13	D5
H	NC	VREF	VDDQ	VDDQ	VDD	VSS	VDD	VDDQ	VDDQ	VREF	ZQ
J	D31	Q31	D23	VDDQ	VDD	VSS	VDD	VDDQ	D12	Q4	D4
K	Q32	D32	Q23	VDDQ	VDD	VSS	VDD	VDDQ	Q12	D3	Q3
L	Q33	Q24	D24	VDDQ	VSS	VSS	VSS	VDDQ	D11	Q11	Q2
M	D33	Q34	D25	VSS	VSS	VSS	VSS	VSS	D10	Q1	D2
N	D34	D26	Q25	VSS	A	A	A	VSS	Q10	D9	D1
P	Q35	D35	Q26	A	A	C	A	A	Q9	D0	Q0
R	TDO	TCK	A	A	A	$\overline{C}$	A	A	A	TMS	TDI

**Pin Definitions**

Name	I/O	Description
$D_{[35:0]}$	Input-Synchronous	Data input signals, sampled on the rising edge of K and $\bar{K}$ clocks during valid write operations.
$\overline{WPS}$	Input-Synchronous	Write Port Select, active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting will deselect the Write port. Deselecting the Write port will cause $D_{[35:0]}$ to be ignored.
$\overline{BWS}_0, \overline{BWS}_1, \overline{BWS}_2, \overline{BWS}_3$	Input-Synchronous	Byte Write Select 0, 1, 2 and 3 — active LOW. Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. $\overline{BWS}_0$ controls $D_{[8:0]}$ , $\overline{BWS}_1$ controls $D_{[17:9]}$ , $\overline{BWS}_2$ controls $D_{[26:18]}$ and $\overline{BWS}_3$ controls $D_{[35:27]}$ . $\overline{BWS}_0, \overline{BWS}_1, \overline{BWS}_2$ and $\overline{BWS}_3$ are sampled on the same edge as $D_{[35:0]}$ . Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written into the device.
$A_{(17:0)}$	Input-Synchronous	Address inputs. Sampled on the rising edge of both the K and $\bar{K}$ clocks during active read and write operations. These address inputs are multiplexed for both Read and Write operations. The Read address is latched on the rising edge of the positive input clock (K) and the Write address is latched on the rising edge of the negative input clock ( $\bar{K}$ ). Internally, the device is organized 256K x 72. Therefore, only 18 address inputs are needed to access the entire memory array. These inputs are ignored when the appropriate port is deselected. Therefore, on the rising edge of the positive input clock (K), these inputs are ignored if the Read port is deselected. These inputs are ignored on the rising edge of the negative input clock ( $\bar{K}$ ) when the Write port is deselected.
$Q_{[35:0]}$	Outputs Synchronous	Data Output signals. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and $\bar{C}$ clocks during Read operations. When the Read port is deselected, $Q_{[35:0]}$ are automatically three-stated.
$\overline{RPS}$	Input-Synchronous	Read Port Select, active LOW. Sampled on the rising edge of positive input clock (K). When active, a Read operation is initiated. Deasserting will cause the Read port to be deselected. When deselected, the pending access is allowed to complete and the output drivers are automatically three-stated following the next rising edge of the C clock. The device is organized internally as 256K x 72. Each read access consists of a burst of two sequential 36-bit transfers.
C	Input-Clock	Positive Output Clock, input. C is used in conjunction with $\bar{C}$ to clock out the Read data from the device. C and $\bar{C}$ can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
$\bar{C}$	Input-Clock	Negative Output Clock, input. $\bar{C}$ is used in conjunction with C to clock out the Read data from the device. C and $\bar{C}$ can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
K	Input-Clock	Positive Input Clock, input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[35:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
$\bar{K}$	Input-Clock	Negative Input Clock Input. $\bar{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[35:0]}$ when in single clock mode.
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. $Q_{[35:0]}$ output impedance are set to $0.2 \times RQ$ , where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to $V_{DD}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
TDO	Output	TDO for JTAG.
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC		Not Connect Pins. These are not connected to the die.

**Pin Definitions (continued)**

$V_{REF}$	Input-Reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs and Outputs as well as A/C measurement points.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device. Should be connected to 2.5V power supply.
$V_{SS}$	Ground	Ground for the device. Should be connected to ground of the system.
$V_{DDQ}$	Power Supply	Power supply inputs for the outputs of the device. Should be connected to 1.5V power supply.

**Introduction**
**Functional Overview**

The CYM52KQT36AV25 is a synchronous pipelined Burst SRAM equipped with both a Read Port and a Write Port. The Read port is dedicated to Read operations and the Write Port is dedicated to Write operations. Data flows into the SRAM through the Write port and out through the Read Port. The CYM52KQT36AV25 multiplexes the address inputs in order to minimize the number of address pins required. The CYM52KQT36AV25 latches the Read address on the rising edge of the positive input clock (K) and latches the Write address on the rising edge of the negative input clock ( $\bar{K}$ ). By having separate Read and Write ports, the CYM52KQT36AV25 completely eliminates the need to “turn around” the data bus and avoids any possible data contention, thereby simplifying system design.

Accesses for both ports are initiated by the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and  $\bar{K}$ ) and all output timing is referenced to the output clocks (C and  $\bar{C}$ ) or K and  $\bar{K}$  when in single clock mode.

All synchronous data inputs ( $D_{[35:0]}$ ) pass through input registers controlled by the input clocks (K and  $\bar{K}$ ). All synchronous data outputs ( $Q_{[35:0]}$ ) pass through output registers controlled by the rising edge of the output clocks (C and  $\bar{C}$ )

All synchronous control inputs ( $\overline{RPS}$ ,  $\overline{WPS}$ ,  $\overline{BWS}_0$ ,  $\overline{BWS}_1$ ,  $\overline{BWS}_2$ ,  $\overline{BWS}_3$ ) pass through input registers controlled by the rising edge of the input clocks (K and  $\bar{K}$ ).

**Read Operations**

Read operations are initiated by asserting  $\overline{RPS}$  active at the rising edge of the positive input clock (K). The address presented to  $A_{[17:0]}$  is stored in the Read address register. Because the CYM52KQT36AV25 is a 72-bit memory, it will access two 36-bit data words with each read operation. Following the next K clock rise the data is available to be latched out of the device, triggered by the C clock. On the following C clock rise the corresponding lower order word of data is driven onto  $Q_{[36:0]}$ . On the subsequent rising edge of  $\bar{C}$  the higher order data word is driven onto  $Q_{[35:0]}$ . The requested data will be valid 2.5 ns from the rising edge of the output clock (C or  $\bar{C}$ , 167 MHz device). With the separate Input and Output ports and the internal logic determining when the device should drive the data bus, the QDR architecture has eliminated the need for an output enable input to control the state of the output drivers.

Read accesses can be initiated on every rising edge of the positive input clock (K). Doing so will pipeline the data flow such that data is transferred out of the device on every rising

edge of the output clocks (C and  $\bar{C}$ ). The CYM52KQT36AV25 will deliver the most recent data for the address location being accessed. This includes forwarding data when a Read and Write transactions to the same address location are initiated on the same clock rise.

When the read port is deselected, the CYM52KQT36AV25 will first complete the pending read transactions. Synchronous internal circuitry will automatically three-state the outputs following the next rising edge of the positive output clock (C). This will allow for a seamless transition between devices without the insertion of wait states.

The CYM52KQT36AV25 is equipped with internal logic that synchronously controls the state of the output drivers. The logic inside the device determines when the output drivers need to be active or inactive. This advanced logic eliminates the need for an asynchronous output enable since the device will automatically enable/disable the output drivers during the proper cycles. The CYM52KQT36AV25 will automatically power-up in a deselected state with the outputs in a three state condition.

**Write Operations**

Write operations are initiated by asserting  $\overline{WPS}$  active at the rising edge of the positive input clock (K). On the same clock rise (K) the data presented to  $D_{[35:0]}$  is stored into the lower 36-bit Write Data register provided  $\overline{BWS}_{[3:0]}$  are all asserted active. On the subsequent rising edge of the negative input clock ( $\bar{K}$ ), the information presented to  $A_{[17:0]}$  is latched and stored in the Write Address Register and the information presented to  $D_{[35:0]}$  is also stored into the upper 36-bit Write Data Register provided  $\overline{BWS}_{[3:0]}$  are all asserted active. The 72 bits of data are then written into the memory array at the specified location.

Write accesses can be initiated on every rising edge of the positive clock. Doing so will pipeline the data flow such that 36 bits of data can be transferred into the device on every rising edge of the input clocks (K and  $\bar{K}$ ).

Byte Write operations are supported by the CYM52KQT36AV25. A write operation is initiated by selecting the write port using  $\overline{WPS}$ . The bytes that are written are determined by  $\overline{BWS}_0$ ,  $\overline{BWS}_1$ ,  $\overline{BWS}_2$  and  $\overline{BWS}_3$  which are sampled with each set of 36-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write will allow the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a write will allow the data stored in the device for that byte to remain unaltered. This feature can be used to simplify READ/MODIFY/WRITE operations to a Byte Write operation.

When deselected, the write port will ignore all inputs.

### Single Clock Mode

The CYM52KQT36AV25 can be used with a single clock mode. In this mode the device will recognize only the pair of input clocks (K and  $\bar{K}$ ) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/ $\bar{K}$  and C/ $\bar{C}$  clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and  $\bar{C}$  to  $V_{DD}$ . During power-up, the device will sense the single clock input and operate in either single clock or double clock mode. The clock mode should not be changed during device operation.

### Concurrent Transactions

The Read and Write ports on the CYM52KQT36AV25 operate completely independently of one another. Since each port latches the address inputs on different clock edges, the user can Read or Write to any location, regardless of the transaction on the other port. Should the Read and Write ports access the same location on the rising edge of the positive input clock, the information presented to  $D_{[35:0]}$  will be forwarded to  $Q_{[35:0]}$  such that no latency is required to access valid data. Coherency is conducted on cycle boundaries. Once the second word of data is latched into the device, the write operation is considered completed. At this point, any access to that address location will receive that data until altered by a subsequent Write

operation. Coherency is not maintained for Write operations initiated in the cycle after a Read.

### Depth Expansion

The CYM52KQT36AV25 has a Port Select input for each port. This allows for easy depth expansion. Both Port Selects are sampled on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port will not affect the other port. All pending transactions (Read and Write) will be completed prior to the device being deselected.

### Programmable Impedance

An external resistor,  $R_Q$ , must be connected between the ZQ pin on the SRAM and  $V_{SS}$  to allow the SRAM to adjust its output driver impedance. The value of  $R_Q$  must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of  $R_Q$  to guarantee impedance matching with a tolerance of  $\pm 10\%$  is between  $175\Omega$  and  $350\Omega$ , with  $V_{DDQ} = 1.5V$ . The output impedance is adjusted every 1024 cycles to adjust for drifts in supply voltage and temperature.

### Truth Table<sup>[1,2]</sup>

Operation	Address used	$\overline{RPS}$	$\overline{WPS}$	K	Comments
Deselected	-	H	H	L-H	Read Port is deselected. Outputs three-state following next rising edge of negative input clock ( $\bar{K}$ ) if in single clock mode, or C if using C and $\bar{C}$ as the output clocks. Write Port is deselected. All Write Port inputs are ignored during this clock rise and the subsequent rising edge of the negative input clock ( $\bar{K}$ ).
Begin Read	External	L	H	L-H	Read operation initiated. Addresses are stored in the Read Address Register. Following the next K clock rise the first (lower order) 36-bit word will be available to be driven out onto $Q_{[35:0]}$ gated by the rising edge of the output clock C. On the subsequent rising edge of the negative output clock ( $\bar{C}$ ) the second (higher order) 36-bit word is driven out onto $Q_{[35:0]}$ .
Begin Write	External on next rising edge of $\bar{K}$	H	L	L-H	Write operation initiated. The information presented to $D_{[35:0]}$ is stored in the Write Data Register. On the subsequent rising edge of the negative input clock ( $\bar{K}$ ) the device will latch the addresses presented to $A_{[17:0]}$ and the data presented to $D_{[35:0]}$ . The entire 72 bits of information will then be written into the memory array. See Write Description table for byte write information,

**Note:**

1. X = Don't Care, H = Logic HIGH, L = Logic LOW.
2. Device will power-up deselected and the outputs in a three-state condition.
3.  $BWS_0$  and  $BWS_1$  asserted active LOW during all cycles. For byte write operations, see Write Description Table.
4. Data inputs are registered at  $\bar{K}$  and  $\bar{K}$  rising edges. Data outputs are delivered on C and  $\bar{C}$  rising edges, except when in single clock mode.
5. It is recommended that  $K = \bar{K}$  and  $C = \bar{C}$  when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

**Write Descriptions** <sup>[6]</sup>

Operation	K	$\overline{K}$	$\overline{BWS}_0$	$\overline{BWS}_1$	$\overline{BWS}_2$	$\overline{BWS}_3$	Comments
Write Initiated	L-H	-	L	L	L	L	All the four bytes ( $D_{[35:0]}$ ) are written into the lower order 36-bit write buffer device during this portion of a write operation.
Write Completed - Write initiated on previous K clock rise	-	L-H	L	L	L	L	All the four bytes ( $D_{[35:0]}$ ) are written into the higher order 36-bit write buffer device during this portion of a write operation. The contents of the entire 72-bit write buffer are written into the memory array.
Write Initiated	L-H	-	L	H	H	H	Only Byte 0 ( $D_{[8:0]}$ ) is written into the lower order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits ( $D_{[35:9]}$ ) remain unaltered.
Write Completed - Write initiated on previous K clock rise	-	L-H	L	H	H	H	Only Byte 0 ( $D_{[8:0]}$ ) is written into the higher order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits ( $D_{[35:9]}$ ) remain unaltered. Byte 0 is then written into the memory array.
Write Initiated	L-H	-	H	L	H	H	Only Byte 1 ( $D_{[17:9]}$ ) is written into the lower order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits remain unaltered.
Write Completed - Write initiated on previous K clock rise	-	L-H	H	L	H	H	Only Byte 1 ( $D_{[17:9]}$ ) is written into the higher order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits remain unaltered. Byte 1 is then written into the memory array.
Write Initiated	L-H	-	H	H	L	H	Only Byte 2 ( $D_{[26:18]}$ ) is written into the lower order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits remain unaltered.
Write Completed - Write initiated on previous K clock rise	-	L-H	L	H	L	H	Only Byte 2 ( $D_{[26:18]}$ ) is written into the higher order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits remain unaltered. Byte 2 is then written into the memory array.
Write Initiated	L-H	-	H	H	H	L	Only Byte 3 ( $D_{[35:27]}$ ) is written into the lower order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits remain unaltered.
Write Completed - Write initiated on previous K clock rise	-	L-H	H	H	H	L	Only Byte 3 ( $D_{[35:27]}$ ) is written into the higher order 36-bit write buffer of the device during this portion of a write operation. All the remaining data bits remain unaltered. Byte 3 is then written into the memory array.
Write - NO-OP	L-H	-	H	H	H	H	No data is written into the device during this portion of a write operation.
Write - NO-OP	-	L-H	H	H	H	H	No data is written into the device during this portion of a write operation.

**Note:**

6. Assumes a Write cycle was initiated per the Write Port Cycle Description Truth Table.  $\overline{BWS}_0$ ,  $\overline{BWS}_1$ ,  $\overline{BWS}_2$  and  $\overline{BWS}_3$  can be altered on different portions of a write cycle, as long as the set-up and hold requirements are achieved.



## IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG—fBGA only)

The CYM52KQT36AV25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 2.5V I/O logic levels.

### Disabling the JTAP Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### Test Access Port (TAP) - Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (See TAP Controller State Diagram). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

### TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the

instruction register. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### *Instruction Register*

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in the TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test data path.

#### *Bypass Register*

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### *Boundary Scan Register*

The boundary scan register is connected to all the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### *Identification (ID) Register*

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

### TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals into the SRAM and cannot preload the Input or output buffers. The SRAM does not implement the 1149.1 commands EXTEST or

INTEST or the PRELOAD portion of SAMPLE / PRELOAD; rather it performs a capture of the Inputs and Output ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### *EXTEST*

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in the CYM52KQT36AV25 TAP controller, and therefore this device is not compliant to the 1149.1 standard.

The TAP controller does not recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE / PRELOAD instruction has been loaded.

#### *IDCODE*

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### *SAMPLE Z*

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state.

#### *SAMPLE / PRELOAD*

SAMPLE / PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the CYM52KQT36AV25 TAP controller is not fully 1149.1 compliant.

When the SAMPLE / PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR

state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE / PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the K,  $\bar{K}$ , C and  $\bar{C}$  captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update-DR state while performing a SAMPLE / PRELOAD instruction will have the same effect as the Pause-DR command.


#### *Bypass*

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.


#### *Reserved*

These instructions are not implemented but are reserved for future use. Do not use these instructions.



**TAP Controller State Diagram**


Note: The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

**TAP Controller Block Diagram**

**TAP Electrical Characteristics** Over the Operating Range<sup>[7, 8]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.7		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA		0.7	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		1.7	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.7	V
I <sub>X</sub>	Input and Output Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5	5	μA

**Notes:**



7. All Voltage referenced to Ground
8. Overshoot: V<sub>IH</sub>(AC) ≤ V<sub>DD</sub>+1.5V for t<sub>≤t<sub>TCYC</sub>/2</sub>, Undershoot: V<sub>IL</sub>(AC) ≤ 0.5V for t<sub>≤t<sub>TCYC</sub>/2</sub>, Power-up: V<sub>IH</sub><2.6V and V<sub>DD</sub><2.4V and V<sub>DDQ</sub><1.4V for t<200ms.
9. These characteristic pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table

**TAP AC Switching Characteristics** Over the Operating Range<sup>[10, 11]</sup>

Param	Description	Min.	Max.	Unit
t <sub>TCYC</sub>	TCK Clock Cycle Time	100		ns
t <sub>TF</sub>	TCK Clock Frequency		10	MHz
t <sub>TH</sub>	TCK Clock HIGH	40		ns
t <sub>TL</sub>	TCK Clock LOW	40		ns
<b>Set-up Times</b>				
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	10		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	10		ns
t <sub>CS</sub>	Capture Set-up to TCK Rise	10		ns
<b>Hold Times</b>				
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	10		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	10		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	10		ns
<b>Output Times</b>				
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		20	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns

**Notes:**

10. t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register.  
 11. Test conditions are specified using the load in TAP AC test conditions. t<sub>r</sub>/t<sub>f</sub> = 1 ns.

**TAP Timing and Test Conditions<sup>[11]</sup>**


**Identification Register Definitions**

Instruction Field	Value	Description
	CYM52KQT36AV25	
Revision Number (63:61)	000	Version number.
Cypress Device ID (60:44)	01011010010010110	Defines the type of SRAM.
Cypress JEDEC ID (43:33)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (32)	1	Indicate the presence of an ID register.
Revision Number (31:29)	000	Version number.
Cypress Device ID (28:12)	01011010010010110	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	Indicate the presence of an ID register.

**Scan Register sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	64
Boundary Scan	138



**Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. This instruction is not 1149.1 compliant. <b>The EXTEST command implemented by the CCYM52KQT36AV25 device will NOT place the output buffers into a High-Z condition. If the output buffers need to be HIGH-Z condition, this can be accomplished by deselcting the Read port.</b>
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. <b>The SAMPLEZ command implemented by the CCYM52KQT36AV25 device will place the output buffers into a High-Z condition.</b>
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

**Boundary Scan Order (#1 exits device first)**

Bit #	Signal Name	Bump ID
1	$\overline{C}$	6R
2	C	6P
3	A	6N
4	A	7P
5	A	7N
6	A	7R
7	A	8R
8	A	8P
9	A	9R
10	D0	10P
11	Q0	11P
12	D1	11N
13	Q1	10M
14	D2	11M
15	Q2	11L
16	D3	10K
17	Q3	11K

**Boundary Scan Order (#1 exits device first) (continued)**

Bit #	Signal Name	Bump ID
18	D4	11J
19	ZQ	11H
20	Q4	10J
21	D5	11G
22	Q5	11F
23	D6	10E
24	Q6	11E
25	D7	11D
26	Q7	10C
27	D8	11C
28	Q8	11B
29	Reserved	12A (Don't Care)
30	GND/72M	10A
31	NC/18M(1)	9A (Read as 1, 18Mb)
32	A	8B
33	A	7C
34	A	6C



Boundary Scan Order (#1 exits device first) (continued)

Bit #	Signal Name	Bump ID
35	RPS	8A
36	BWS0	7B
37	K	6B
38	K	6A
39	BWS1	5A
40	WPS	4A
41	A	5C
42	A	4B
43	NC/36M(1)	3A
44	GND/144M	2A
45	Reserved	1A (Don't Care)
46	D9	3B
47	Q9	2B
48	D10	3C
49	Q10	3D
50	D11	2D
51	Q11	3E
52	D12	3F
53	Q12	2F
54	D13	2G
55	Q13	3G
56	D14	3J
57	Q14	3K
58	D15	3L
59	Q15	2L
60	D16	3M
61	Q16	3N
62	D17	2N
63	Q17	3P
64	A	3R
65	A	4R
66	A	4P
67	A	5P
68	A	5N

Boundary Scan Order (#1 exits device first) (continued)

Bit #	Signal Name	Bump ID
69	A	5R
70	C	6R
71	C	6P
72	A	6N
73	A	7P
74	A	7N
75	A	7R
76	A	8R
77	A	8P
78	A	9R
79	D0	10P
80	Q0	11P
81	D1	11N
82	Q1	10M
83	D2	11M
84	Q2	11L
85	D3	10K
86	Q3	11K
87	D4	11J
88	ZQ	11H
89	Q4	10J
90	D5	11G
91	Q5	11F
92	D6	10E
93	Q6	11E
94	D7	11D
95	Q7	10C
96	D8	11C
97	Q8	11B
98	Reserved	12A (Don't Care)
99	GND/72M	10A
100	NC/18M(1)	9A (Read as 1, 18Mb)
101	A	8B
102	A	7C
103	A	6C
104	RPS	8A



**Boundary Scan Order (#1 exits device first)** (continued)

Bit #	Signal Name	Bump ID
105	Q2	11L
106	D3	10K
107	Q3	11K
108	D4	11J
109	ZQ	11H
110	Q4	10J
111	D5	11G
112	Q5	11F
113	D6	10E
114	Q6	11E
115	D7	11D
116	Q7	10C
117	D8	11C
118	Q8	11B
119	Reserved	12A (Don't Care)
120	GND/72M	10A
121	NC/18M(1)	9A (Read as 1, 18Mb)
122	A	8B

**Boundary Scan Order (#1 exits device first)** (continued)

Bit #	Signal Name	Bump ID
123	A	7C
124	A	6C
125	$\overline{RPS}$	8A
126	Q4	10J
127	D5	11G
128	Q5	11F
129	D6	10E
130	Q6	11E
131	D7	11D
132	Q7	10C
133	D8	11C
134	Q8	11B
135	Reserved	12A (Don't Care)
136	GND/72M	10A
137	NC/18M(1)	9A (Read as 1, 18Mb)
138	A	8B



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied..... -55°C to +125°C
- Supply Voltage on V<sub>DD</sub> Relative to GND ..... -0.5V to +3.6V
- DC Voltage Applied to Outputs in High Z State<sup>[12]</sup> ..... -0.5V to V<sub>DDQ</sub> + 0.5V
- DC Input Voltage<sup>[12]</sup> ..... -0.5V to V<sub>DDQ</sub> + 0.5V

- Current into Outputs (LOW) ..... 20 mA
- Static Discharge Voltage ..... >2001V (per MIL-STD-883, Method 3015)
- Latch-Up Current..... >200 mA

**Operating Range**

Range	Ambient Temperature <sup>[13]</sup>	V <sub>DD</sub>	V <sub>DDQ</sub>
Com'l	0°C to +70°C	2.5V±100mV	1.4V to 1.9V

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage		2.4	2.6	V
V <sub>DDQ</sub>	I/O Supply Voltage		1.4	1.9	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA, nominal impedance	V <sub>DDQ</sub> /2 + 0.3	V <sub>DDQ</sub>	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA, nominal impedance	V <sub>SS</sub>	V <sub>DDQ</sub> /2 - 0.3	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>REF</sub> + 0.1	V <sub>DDQ</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[12]</sup>		-0.3	V <sub>REF</sub> -0.1	V
I <sub>X</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5	5	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled	-5	5	μA
V <sub>REF</sub>	Input Reference Voltage	Typical value = 0.75V	0.68	0.9	V
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	6.0-ns cycle, 167 MHz	800	mA
			7.5-ns cycle, 133 MHz	600	mA
			10-ns cycle, 100 MHz	500	mA
I <sub>SB1</sub>	Automatic Power-Down Current	Max. V <sub>DD</sub> , Both Ports De-selected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> , Inputs Static	6.0-ns cycle, 167 MHz	100	mA
			7.5-ns cycle, 133 MHz	80	mA
			10-ns cycle, 100 MHz	60	mA

**Note:**  
 12. Minimum voltage equals -2.0V for pulse duration less than 20 ns.  
 13. T<sub>A</sub> is the "instant on" case temperature.

**Switching Characteristics** Over the Operating Range<sup>[14,15,16]</sup>

Parameter	Description	-167		-133		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	K Clock and C Clock Cycle Time	6.0		7.5		10.0		ns
t <sub>KH</sub>	Input Clock (K/ $\bar{K}$ and C/ $\bar{C}$ ) HIGH	2.4		3.2		3.5		ns
t <sub>KL</sub>	Input Clock (K/ $\bar{K}$ and C/ $\bar{C}$ ) LOW	2.4		3.2		3.5		ns
t <sub>KHKH</sub>	K/ $\bar{K}$ Clock Rise to $\bar{K}$ /K Clock Rise and C/ $\bar{C}$ to C/ $\bar{C}$ Rise (rising edge to rising edge)	2.7	3.3	3.4	4.1	4.4	5.4	ns
t <sub>KHCH</sub>	K/ $\bar{K}$ Clock Rise to C/ $\bar{C}$ Clock Rise (rising edge to rising edge)	0.0	2.0	0.0	2.5	0.0	3.0	ns
t <sub>CO</sub>	C/ $\bar{C}$ Clock Rise (or K/ $\bar{K}$ in single clock mode) to Data Valid <sup>[15]</sup>		2.5		3.0		3.0	ns
t <sub>DOH</sub>	Data Output Hold After Output C/ $\bar{C}$ Clock Rise (Active to Active)	1.2		1.2		1.2		ns
<b>Set-up Times</b>								
t <sub>SA</sub>	Address Set-up to Clock (K and $\bar{K}$ ) Rise	0.7		0.8		1.0		ns
t <sub>SC</sub>	Control Set-up to Clock (K and $\bar{K}$ ) Rise ( $\overline{RPS}$ , $\overline{WPS}$ , $\overline{BWS}_0$ , $\overline{BWS}_1$ )	0.7		0.8		1.0		ns
t <sub>SD</sub>	D <sub>[17:0]</sub> Set-up to Clock (K and $\bar{K}$ ) Rise	0.7		0.8		1.0		ns
<b>Hold Times</b>								
t <sub>HA</sub>	Address Hold after Clock (K and $\bar{K}$ ) Rise	0.7		0.8		1.0		ns
t <sub>HC</sub>	Control Hold after Clock (K and $\bar{K}$ ) Rise ( $\overline{RPS}$ , $\overline{WPS}$ , $\overline{BWS}_0$ , $\overline{BWS}_1$ )	0.7		0.8		1.0		ns
t <sub>HD</sub>	D <sub>[17:0]</sub> Hold after Clock (K and $\bar{K}$ ) Rise	0.7		0.8		1.0		ns
<b>Output Times</b>								
t <sub>CHZ</sub>	Clock (C and $\bar{C}$ ) Rise to High-Z (Active to High-Z) <sup>[15, 16]</sup>		2.5		3.0		3.0	ns
t <sub>CLZ</sub>	Clock (C and $\bar{C}$ ) Rise to Low-Z <sup>[15, 16]</sup>	1.2		1.2		1.2		ns


**Notes:**

14. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V<sub>ref</sub> = 0.75V, R<sub>Q</sub> = 250Ω, V<sub>DDQ</sub> = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of AC Test Loads.
15. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.
16. At any given voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and, t<sub>CHZ</sub> less than t<sub>CO</sub>.




**Capacitance<sup>[17]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{DD} = 2.5\text{V}$ , $V_{DDQ} = 1.5\text{V}$	TBD	pF
$C_{CLK}$	Clock Input Capacitance		TBD	pF
$C_O$	Output Capacitance		TBD	pF


**AC Test Loads and Waveforms**

**Note:**

17. Tested initially and after any design or process change that may affect these parameters.

**Switching Waveforms**
**Read/Deselect Sequence**



Device originally deselected.  
Activity on the Write Port is unknown.

 = DON'T CARE  = UNDEFINED

**Switching Waveforms (continued)**
**Write/Deselect Sequence**


$\bar{BWS}_x$  is both  $\bar{BWS}_0$  and  $\bar{BWS}_1$   
 C and  $\bar{C}$  reference to Data Outputs and do not affect Writes. Activity on the Read Port is unknown.  
 $\bar{BWS}_x$  LOW=Valid, Byte writes allowed, see Byte write table for details.

 = DON'T CARE   
  = UNDEFINED


**Switching Waveforms (continued)**
**Read/Write/Deselect Sequence**


Read Port previously deselected.  
 Any port select can deselect the port.  
 $\bar{BWS}_{[1:0]}$  both assumed active.


 = DON'T CARE  = UNDEFINED

**Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYM52KQT36AV25-16BBC	BB165B	13 x 15 mm FBGA	Commercial
133	CYM52KQT36AV25-13BBC	BB165B	13 x 15 mm FBGA	Commercial
100	CYM52KQT36AV25-10BBC	BB165B	13 x 15 mm FBGA	Commercial

**Part Numbering Scheme**




**Package Diagram**
**165-Ball FBGA (13 x 15 x 1.62 mm) BB165B**


51-49026-\*\*



<b>Document Title: CYM52KQT36AV25 18-Mb Pipelined MCM with QDR Architecture</b> <b>Document Number: 38-05041</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	106920	08/20/01	MEG	New Data Sheet