

## N- and P-Channel Half-Bridge, Reduced $Q_g$ , Fast Switching

### CHARACTERISTICS


- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the  $-55$  to  $125^\circ\text{C}$  Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The model subcircuit schematic is extracted and optimized over the  $-55$  to  $125^\circ\text{C}$  temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

# SPICE Device Model Si6803DQ

Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Typical	Unit	
<b>Static</b>					
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	0.98	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	1.1	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 4.5 V	N-Ch	40	A
		V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -4.5 V	P-Ch	32	
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 2.5 A	N-Ch	0.08	Ω
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -2.3 A	P-Ch	0.086	
		V <sub>GS</sub> = 3 V, I <sub>D</sub> = 2 A	N-Ch	0.110	
		V <sub>GS</sub> = -3 V, I <sub>D</sub> = -1.9 A	P-Ch	0.122	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.5 A	N-Ch	7	S
		V <sub>DS</sub> = -15 V, I <sub>D</sub> = -2.3 A	P-Ch	6.3	
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 V	N-Ch	0.65	V
		I <sub>S</sub> = -1 V, V <sub>GS</sub> = 0 V	P-Ch	-0.65	
<b>Dynamic<sup>b</sup></b>					
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 3.5 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.3 A P-Channel V <sub>DS</sub> = -3.5 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.3 A	N-Ch	3.7	nC
Gate-Source Charge	Q <sub>gs</sub>		P-Ch	4.7	
			N-Ch	0.8	
Gate-Drain Charge	Q <sub>gd</sub>		P-Ch	1.3	
			N-Ch	0.30	
Turn-On Delay Time	t <sub>d(on)</sub>		P-Ch	0.6	
		N-Ch	15	ns	
Rise Time	t <sub>r</sub>	P-Ch	16		
		N-Ch	6		
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Ch	8		
		N-Ch	16		
Fall Time	t <sub>f</sub>	P-Ch	20		
		N-Ch	10		
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	P-Ch	18		
		N-Ch	50		
		I <sub>F</sub> = A, I <sub>S</sub> = 1.25A, di/dt = 100 A/μs	P-Ch	50	







**Notes**

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$  UNLESS OTHERWISE NOTED)







N-CHANNEL MOSFET



Note: Dots and squares represent measured data.



### P-CHANNEL MOSFET



Note: Dots and squares represent measured data.