

SONY

CXK5416P

35/35L/45/45L/55/55L

# 4096-word × 4 bit High Speed CMOS Static RAM

## Description

The CXK5416P is a 16,384 bits high speed CMOS static RAM organized as 4,096 words by 4 bits and operates from a single 5V supply.

The CXK5416P is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

## Features

- Fast access time: 35 ns/45 ns/55 ns (Max.)
- Low power standby: 5  $\mu$ W (Typ.)—L-version  
100  $\mu$ W (Typ.)—Standard version
- Low power operation: 200 mW (Typ.)
- Single +5V supply
- Fully static memory . . . No clock or timing strobe required
- Equal access and cycle time
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Low voltage data retention: 2.0V (Min.)


## Structure

Silicon gate CMOS IC

## Function


4096-word × 4-bit static RAM

## Block Diagram




## Package Outline

Unit: mm



## Pin Configuration (Top View)



| Symbol         | Description        |
|----------------|--------------------|
| A0 to A11      | Address Input      |
| I/O 1 to I/O 4 | Data Input Output  |
| CE             | Chip Enable Input  |
| WE             | Write Enable Input |
| Vcc            | Power Supply       |
| GND            | Ground             |

**Absolute Maximum Ratings**

| Item                        | Symbol  | Rating           | Unit     |
|-----------------------------|---------|------------------|----------|
| Power Supply Voltage        | Vcc     | -0.5* to +7.0    | V        |
| Input Voltage               | Vin     | -0.5* to Vcc+0.5 | V        |
| Input and Output Voltage    | Vi/o    | -0.5* to Vcc+0.5 | V        |
| Allowable Power Dissipation | Pd      | 1.0              | W        |
| Operating Temperature       | Topr    | 0 to +70         | °C       |
| Storage Temperature         | Tstg    | -55 to +150      | °C       |
| Soldering Temperature       | Tsolder | 260 • .10        | °C • sec |

\* Vcc, Vin, Vi/o min= -3.5V for pulse width less than 20 ns.

**Truth Table**

| CE | WE | Mode         | I/O 1 to I/O 4 | Vcc Current |
|----|----|--------------|----------------|-------------|
| H  | X  | Not Selected | High Z         | IsB1, IsB2  |
| L  | H  | Read         | Dout           | Icc1, Icc2  |
| L  | L  | Write        | Din            | Icc1, Icc2  |

X: "H" or "L"

**DC Recommended Operating Conditions**

(Ta=0 to +70°C, GND=0V)

| Item                 | Symbol | Min.   | Typ.* | Max.    | Unit |
|----------------------|--------|--------|-------|---------|------|
| Power Supply Voltage | Vcc    | 4.5    | 5.0   | 5.5     | V    |
| Input High Voltage   | ViH    | 2.2    | —     | Vcc+0.3 | V    |
| Input Low Voltage    | ViL    | -0.3** | —     | 0.8     | V    |

\* Vcc=5V, Ta=25°C

\*\* ViL min= -3.0V for pulse width less than 20 ns.

**DC and Operating Characteristics**(V<sub>CC</sub>=5V±10%, GND=0V, T<sub>A</sub>=0 to +70°C)

| Item                           | Symbol           | Test condition   | CXK5416P<br>-35/45/55 |      |      | CXK5416P<br>-35L/45L/55L |       |      | Unit |
|--------------------------------|------------------|--|-----------------------|------|------|--------------------------|-------|------|------|
|                                |                  |  | Min.                  | Typ. | Max. | Min.                     | Typ.  | Max. |      |
| Input Leakage Current          | I <sub>LI</sub>  | V <sub>IN</sub> =GND to V <sub>CC</sub><br>V <sub>CC</sub> =5.5V                                 | -2                    | —    | 2    | -2                       | —     | 2    | μA   |
| Output Leakage Current         | I <sub>LO</sub>  | CE=V <sub>IH</sub><br>V <sub>IO</sub> =GND to V <sub>CC</sub>                                    | -2                    | —    | 2    | -2                       | —     | 2    | μA   |
| Operating Power Supply Current | I <sub>CC1</sub> | CE=V <sub>IL</sub> , I <sub>OUT</sub> =0 mA<br>V <sub>IN</sub> =V <sub>IH</sub> /V <sub>IL</sub> | —                     | 40   | 70   | —                        | 40    | 70   | mA   |
| Average Operating Current      | I <sub>CC2</sub> | Cycle=Min, Duty=100%<br>I <sub>OUT</sub> =0 mA   | —                     | 60   | 100  | —                        | 60    | 100  | mA   |
| Standby Current                | I <sub>S81</sub> | CE≥V <sub>CC</sub> -0.2V,<br>V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or<br>V <sub>IN</sub> ≤0.2V  | —                     | 0.02 | 1.0  | —                        | 0.001 | 0.05 | mA   |
|                                | I <sub>S82</sub> | CE=V <sub>IH</sub>   | —                     | 10   | 20   | —                        | 10    | 20   | mA   |
| Output High Voltage            | V <sub>OH</sub>  | I <sub>OH</sub> =-4.0 mA   | 2.4                   | —    | —    | 2.4                      | —     | —    | V    |
| Output Low Voltage             | V <sub>OL</sub>  | I <sub>OL</sub> =8.0 mA  | —                     | —    | 0.4  | —                        | —     | 0.4  | V    |

**Capacitance**(T<sub>A</sub>=25°C, f=1 MHz)

| Item                     | Test Condition                                      | Symbol              | Min.            | Max. | Unit |    |
|--------------------------|---|---------------------|-----------------|------|------|----|
| Input Capacitance        | A <sub>0</sub> to A <sub>11</sub> , <u>WE</u><br>CE | V <sub>IN</sub> =0V | C <sub>IN</sub> | —    | 5    | pF |
|                          |   |                     |                 | —    | 7    |    |
| Input/Output Capacitance | V <sub>IO</sub> =0V                                 | C <sub>IO</sub>     | —               | 7    | pF   |    |

Note) This parameter is sampled and is not 100% tested.

**AC Operating Characteristics****• AC Test condition**(V<sub>CC</sub>=5V±10%, T<sub>A</sub>=0 to +70°C)

| Item                                    | Condition             |
|---|-----------------------|
| Input Pulse High Level                  | V <sub>IH</sub> =3.0V |
| Input Pulse Low Level                   | V <sub>IL</sub> =0V   |
| Input Rise Time                         | t <sub>R</sub> =5 ns  |
| Input Fall Time                         | t <sub>F</sub> =5 ns  |
| Input and Output Timing Reference Level | 1.5V                  |
| Output Load                             | Fig. 1                |




Fig. 1

CXK5416P



**Read Cycle**


| Item   | Symbol           | CXK5416P<br>-35/35L |      | CXK5416P<br>-45/45L |      | CXK5416P<br>-55/55L |      | Unit |
|--|------------------|---------------------|------|---------------------|------|---------------------|------|------|
|  |                  | Min.                | Max. | Min.                | Max. | Min.                | Max. |      |
| Read Cycle Time                                    | t <sub>RC</sub>  | 35                  | —    | 45                  | —    | 55                  | —    | ns   |
| Address Access Time                                | t <sub>AA</sub>  | —                   | 35   | —                   | 45   | —                   | 55   | ns   |
| Chip Enable Access Time ( $\overline{CE}$ )        | t <sub>CO</sub>  | —                   | 35   | —                   | 45   | —                   | 55   | ns   |
| Output Hold from Address Change                    | t <sub>OH</sub>  | 5                   | —    | 5                   | —    | 5                   | —    | ns   |
| Chip Enable to Output in Low Z ( $\overline{CE}$ ) | t <sub>LZ*</sub> | 10                  | —    | 10                  | —    | 15                  | —    | ns   |
| Chip Disable to Output in High Z (CE)              | t <sub>HZ*</sub> | 0                   | 20   | 0                   | 20   | 0                   | 20   | ns   |
| Chip Enable to Power Up Time                       | t <sub>PU</sub>  | 0                   | —    | 0                   | —    | 0                   | —    | ns   |
| Chip Disable to Power Down Time                    | t <sub>PD</sub>  | —                   | 30   | —                   | 30   | —                   | 30   | ns   |

**Write Cycle**

| Item                            | Symbol            | CXK5416P<br>-35/35L |      | CXK5416P<br>-45/45L |      | CXK5416P<br>-55/55L |      | Unit |
|---------------------------------|-------------------|---------------------|------|---------------------|------|---------------------|------|------|
|                                 |                   | Min.                | Max. | Min.                | Max. | Min.                | Max. |      |
| Write Cycle Time                | t <sub>WC</sub>   | 35                  | —    | 45                  | —    | 55                  | —    | ns   |
| Address Valid to End of Write   | t <sub>AW</sub>   | 30                  | —    | 35                  | —    | 45                  | —    | ns   |
| Chip Enable to End of Write     | t <sub>CW</sub>   | 30                  | —    | 35                  | —    | 45                  | —    | ns   |
| Data to Write Time Overlap      | t <sub>DW</sub>   | 15                  | —    | 20                  | —    | 25                  | —    | ns   |
| Data Hold from Write Time       | t <sub>DH</sub>   | 0                   | —    | 0                   | —    | 0                   | —    | ns   |
| Write Pulse Width               | t <sub>WP</sub>   | 30                  | —    | 35                  | —    | 45                  | —    | ns   |
| Address Setup Time              | t <sub>AS</sub>   | 0                   | —    | 0                   | —    | 0                   | —    | ns   |
| Write Recovery Time             | t <sub>WR</sub>   | 0                   | —    | 0                   | —    | 0                   | —    | ns   |
| Output Active from End of Write | t <sub>OW*</sub>  | 5                   | —    | 5                   | —    | 5                   | —    | ns   |
| Write to Output in High Z       | t <sub>WHZ*</sub> | 0                   | 15   | 0                   | 15   | 0                   | 20   | ns   |

\* Transition is measured  $\pm 500$  mV from steady voltage with specified loading in Fig. 1. This parameter is sampled and not 100% tested.

**Timing Waveform****(1) Read Cycle [ $\overline{WE} = V_{IH}$ ]****(2) Write Cycle****• Write Cycle No.1**

• Write Cycle No.2: [ $\overline{CE} = V_{IL}$ ]

## \* Note)

1. A write occurs during the low overlap of  $\overline{CE}$  and  $\overline{WE}$ .
2. t<sub>WR</sub> is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high to the end of write cycle.
3. If  $\overline{CE}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains in a high impedance state.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
5. At any conditions, t<sub>HZ</sub> is less than t<sub>LZ</sub>.


## Data Retention Characteristics

(Ta=0 to +70°C)


| Item                       | Symbol            | Test condition  | CXK5416P<br>-35/45/55 |      |      | CXK5416P<br>-35L/45L/55L |      |      | Unit    |
|----------------------------|-------------------|---|-----------------------|------|------|--------------------------|------|------|---------|
|                            |                   |   | Min.                  | Typ. | Max. | Min.                     | Typ. | Max. |         |
| Data Retention Voltage     | V <sub>DR</sub>   | $\overline{CE} \geq V_{CC} - 0.2V$  | 2.0                   | 5.0  | 5.5  | 2.0                      | 5.0  | 5.5  | V       |
| Data Retention Current     | I <sub>CDR1</sub> | $\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 3.0V$                             |                       | 12   | 600  |                          | 0.6  | 30   | $\mu A$ |
|                            | I <sub>CDR2</sub> | $V_{IN} \leq 0.2V$ or $V_{CC} = 2.0$<br>$V_{IN} \geq V_{CC} - 0.2V$ to $5.5V$ |                       | 20   | 1000 |                          | 1.0  | 50   | $\mu A$ |
| Data Retention Set up Time | t <sub>CDRS</sub> | Chip disable to data retention mode   | 0                     |      |      | 0                        |      |      | ns      |
| Recovery Time              | t <sub>R</sub>    |   | t <sub>RC*</sub>      |      |      | t <sub>RC*</sub>         |      |      | ns      |

\*t<sub>RC</sub>: Read Cycle Time


## Data Retention Waveform




**Power supply current vs.  
Power supply voltage**




**Power supply current vs.  
Ambient temperature**




**Power supply current vs.  
Cycle time**




**Standby current vs.  
Ambient temperature**



**Standby current vs.  
Power supply voltage**




**Standby current vs.  
Ambient temperature**




CXK5416P


**Access time vs.  
Power supply voltage**




**Access time vs.  
Ambient temperature**




**Access time vs.  
Load capacity**



**Input voltage vs.  
Power supply voltage**



**Output current vs.  
Output voltage**



**Output current vs.  
Output voltage**

