32-Channel Serial to Parallel Converter With Open Drain Outputs

Features

- Processed with HVCMOS® technology
- Output voltages to 225V using a ramped supply voltage
- SINK current minimum 100mA
- Shift register speed 8.0MHz
- Strobe and enable inputs
- CMOS compatible inputs
- Forward and reverse shifting options
- ▶ Hi-Rel processing available


General Description

The HV5122 is a low voltage serial to high voltage parallel converter with open drain outputs. This device has been designed for use as a driver for AC electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

This device consists of a 32-bit shift register and control logic to perform the Output Enable and all-on functions. Data is shifted through the shift register on the high to low transition of the clock. The HV5122 shifts in the counter-clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the OE(Output Enable) or the STR (Strobe) inputs.

The HV5122 has been designed to be used in systems which either switch off the high voltage supply before changing the state of the high voltage outputs or which limit the current through each output.

Functional Block Diagram



Ordering Information

		Package Options									
Device	44-Lead Quad Cerpac Chip Carrier .650x.650in body .190in height (max) .050in pitch	44-Lead Quad Plastic Gullwing 10.00x10.00mm body 2.45mm height (max) 0.80mm pitch	44-Lead Quad Plastic Chip Carrier .653x.653in body .180in height (max) .050in pitch								
HV5122	HV5122DJ*	HV5122PG-G	HV5122PJ-G								

⁻G indicates package is RoHS compliant ('Green')

Hi-Rel processing available





Absolute Maximum Ratings


Parameter	Value
Supply voltage, V _{DD}	-0.5V to +15V
Supply voltage, V _{PP}	-0.5V to +250V
Logic input levels	-0.5V to V _{DD} +0.5V
Ground current ¹	1.5A
Continuous total power dissipation ² Plastic Ceramic	1200W 1500W
Operating temperature range Plastic Ceramic	-40°C to +85°C -55°C to +125°C
Storage temperature range	-65°C to +150°C
Lead temperature ³	260°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Notes:

- Duty cycle is limited by the total power dissipated in the package. 1.
- For operation above 25°C ambient derate linearly to maximum operatingtemperature at 20mW/°C for plastic and at 15mW/°C for
- 1.6mm (1/16 inch) from case for 10 seconds


Pin Configurations



44-Lead Quad Cerpac Chip Carrier (DJ)



44-Lead Quad Plastic Gullwing (PG)



44-Lead Quad Plastic Chip Carrier (PJ)

Product Marking



YY = Year Sealed WW = Week Sealed L = Lot Number C = Country of Origin* A = Assembler ID*

44-Lead Quad Plastic Chip Carrier (DJ)



WW = Week Sealed L = Lot Number C = Country of Origin* **Bottom Marking** A = Assembler ID* __ = "Green" Packaging ccccccc *May be part of top marking

YY = Year Sealed

44-Lead Quad Plastic Gullwing (PG)



YY = Year Sealed WW = Week Sealed L = Lot Number C = Country of Origin* A = Assembler ID* _ = "Green" Packaging *May be part of top marking

44-Lead Quad Plastic Chip Carrier (PJ)

Recommended Operating Conditions

Sym	Parameter		Min	Тур	Max	Units
V _{DD}	Logic voltage supply		10.8	12	13.2	V
HV _{out}	High voltage output		-0.3	-	225	V
V _{IH}	High-level input voltage		V _{DD} -2.0	-	$V_{_{\mathrm{DD}}}$	V
V _{IL}	Low-level input voltage		0	-	2.0	V
f _{CLK}	Clock frequency		-	-	8.0	MHz
т	Operating free air temperature	Plastic	-40	-40 -		00
T _A	Operating free-air temperature	-55	-	+125	°C	

Power-Up Sequence

Power-up sequence should be the following:

- 1. Connect ground
- Apply V_{DD}
 Set all inputs to a known state

Power-down sequence should be the reverse of the above.


Electrical Characteristics (Over recommended operating conditions unless otherwise specified) **DC Characteristics**

Sym	Parameter		Min	Max	Units	Conditions
l _{DD}	V _{DD} supply current		-	15	mA	$f_{CLK} = 8.0MHz, F_{DATA} = 4.0MHz$
I _{DDQ}	Quiescent V _{DD} supply curr	ent	-	100	μA	All V _{IN} = 0V
l _{O(OFF)}	Off-state output current	-	10	μA	All outputs high, all SWS parallel	
I _{IH}	High level logic input curre	-	1.0	μA	V _{IH} = 12V	
I _{IL}	Low level logic input curre	ent	-	-1.0	μA	V _{IL} = 0
V _{OH}	High level output data out		V _{DD} -1.0V	-	V	I _{DOUT} = -100μA
V	Low lovel output voltage	HV _{out}	-	15	V	I _{HVOUT} = +100mA
V _{OL}	Low level output voltage	Data out	-	1.0	V	I _{DOUT} = +100μA
V _{oc}	HV _{OUT} clamp voltage	-	-1.5	V	I _{OL} = -100mA	


AC Characteristics $(V_{DD} = 12V, T_A = 25^{\circ}C)$

Sym	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock frequency	-	8.0	MHz	
t _w	Clock width, high or low	62	-	ns	
t _{su}	Data setup time before CLK falls	25	-	ns	
t _H	Data hold time after CLK falls	10	_	ns	
t _{on}	Turn-on time, HV _{OUT} from strobe	-	500	ns	$R_L = 2.0 \text{K}\Omega \text{ to } 200 \text{V}$
t _{DHL}	Data output delay after H to L CLK	-	100	ns	C _L = 15pF
t _{DLH}	Data output delay after L to H CLK	-	100	ns	C _L = 15pF

Input and Output Equivalent Circuits



Switching Waveforms



Function Table

		Inp	uts		Outputs					
Function	Data	CLK	OE	Strobe	Shift Reg 1 232	HV Outputs 1 232	Data Out			
All on	Х	Х	Х	L	• ••	ON ONON	•			
All off	Х	Х	L	Н	• ••	OFF OFFOFF	•			
Load S/R	H OR L	↓	L	Н	H or L ●●	OFF OFFOFF	-			
Output Enable	Х	H OR L	Н	Н	H or L ••	ON or OFF ●●	•			

Notes.

 $H = high\ level,\ L = low\ level,\ X = irrelevant,\ \downarrow = high-to-low\ transition$

• = dependent on previous stage's state before the last CLK: High-to-low transition

44-Lead PQFP Pin Assignment (PG)

HV5122PG		
Pin	Function	Description
1	HV _{out} 11	
2	HV _{out} 12	
3	HV _{out} 13	
4	HV _{OUT} 14	
5	HV _{out} 15	
6	HV _{ουτ} 16	
7	HV _{OUT} 17	
8	HV _{OUT} 18	
9	HV _{out} 19	
10	HV _{OUT} 20	
11	HV _{OUT} 21	High voltage outputs.
12	HV _{OUT} 22	I light voltage outputs.
13	HV _{OUT} 23	
14	HV _{OUT} 24	
15	HV _{OUT} 25	
16	HV _{OUT} 26	
17	HV _{OUT} 27	
18	HV _{OUT} 28	
19	HV _{OUT} 29	
20	HV _{OUT} 30	
21	HV _{OUT} 31	
22	HV _{OUT} 32	
23	DATA OUT	Data output for cascading to the data input of the next device.
24		
25	N/C	No connect.
26	14/0	THO GOTTINGS.
27		
		Output enable input.
28	OE	When OE is LOW, all HV outputs are forced into a LOW state, regardless of data in each channel. When OE is HIGH, all HV outputs reflect data latched.
29	CLK	Data shift register clock. Input are shifted into the shift register on the positive edge of the clock.
30	GND	Logic and high voltage ground.
31	VDD	Low voltage logic power rail.

HV5122PG		
Pin	Function	Description
32	STR	Strobe.
33	DATA IN	Serial data input. Data needs to be present before each rising edge of the clock.
34	N/C	No connect.
35	HV _{out} 1	
36	HV _{OUT} 2	
37	HV _{OUT} 3	
38	HV _{OUT} 4	
39	HV _{OUT} 5	High voltage outputs.
40	HV _{OUT} 6	Tiigii voitage outputs.
41	HV _{OUT} 7	
42	HV _{OUT} 8	
43	HV _{OUT} 9	
44	HV _{OUT} 10	


44-Lead PLCC Pin Assignment (DJ/PJ)

HV5122PJ		
Pin	Function	Function
1	HV _{out} 16	
2	HV _{OUT} 17	
3	HV _{OUT} 18	
4	HV _{OUT} 19	
5	HV _{OUT} 20	
6	HV _{OUT} 21	
7	HV _{OUT} 22	
8	HV _{OUT} 23	
9	HV _{OUT} 24	High voltage outputs
10	HV _{OUT} 25	
11	HV _{out} 26	
12	HV _{OUT} 27	
13	HV _{OUT} 28	
14	HV _{out} 29	
15	HV _{OUT} 30	
16	HV _{OUT} 31	
17	HV _{OUT} 32	

HV5122PJ		
Pin	Function	Function
18	DATA OUT	Data output for cascading to the data input of the next device.
19		
20	NIO	No. and the second of the seco
21	N/C	No connect.
22		
23	OE	Output enable input. When OE is LOW, all HV outputs are forced into a LOW state, regardless of data in each channel. When OE is HIGH, all HV outputs reflect data latched.
24	CLK	Data shift register clock. Input are shifted into the shift register on the positive edge of the clock.
25	GND	Logic and high voltage ground.
26	VDD	Low voltage logic power rail.
27	STR	Strobe.
28	DATA IN	Serial data input. Data needs to be present before each rising edge of the clock.
29	N/C	No connect.
30	HV _{out} 1	
31	HV _{out} 2	
32	HV _{out} 3	
33	HV _{out} 4	
34	HV _{out} 5	
35	HV _{out} 6	
36	HV _{out} 7	
37	HV _{out} 8	High voltage outputs.
38	HV _{out} 9	
39	HV _{OUT} 10	
40	HV _{OUT} 11	
41	HV _{OUT} 12	
42	HV _{OUT} 13	
43	HV _{OUT} 14	
44	HV _{out} 15	

44-Lead Quad Cerpac Package Outline (DJ)

.650x.650in body, .190in height (max), .050in pitch



Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	b1	D	D1	E	E1	е
Dimension (inches)	MIN	.155	.090	000	.017	.026	.685	.630	.685	.630	050
	NOM	.172	.100	.060 REF	.019	.029	.690	.650	.690	.650	.050 BSC
	MAX	.190	.120		.021	.032	.695	.665	.695	.665	500


JEDEC Registration MO-087, Variation AB, Issue B, August, 1991.


Drawings not to scale.

Supertex Doc. #: DSPD-44CERPACDJ, Version D090808.


44-Lead PQFP Package Outline (PG)

10.00x10.00mm body, 2.35mm height (max), 0.80mm pitch





View B



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ
	MIN	1.95*	0.00	1.95	0.30	13.65*	9.80*	13.65*	9.80*		0.73			0 °
Dimension (mm)	NOM	ı	-	2.00	-	13.90	10.00	13.90	10.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5°
(11111)	MAX	2.35	0.25	2.10	0.45	14.15*	10.20*	14.15*	10.20*	= 3 0	1.03			7 °

JEDEC Registration MO-112, Variation AA-2, Issue B, Sep.1995.


* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings not to scale.

Supertex Doc. #: DSPD-44PQFPPG, Version A090808.

44-Lead PLCC Package Outline (PJ)

.653x.653in body, .180in height (max), .050in pitch



Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- Actual shape of this feature may vary.

Symbol		Α	A1	A2	b	b1	D	D1	E	E1	е
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650	.050 BSC
	NOM	.172	.105	-	-	-	.690	.653	.690	.653	
	MAX	.180	.120	.083	.021	.036 [†]	.695	.656	.695	.656	

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension is a non-JEDEC dimension.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version D092408.

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

