

2M x 32 DRAM Module

Features

- 72-Pin Single-In-Line Memory Module
- Performance:

		-60	-6R	-70
t_{RAC}	\overline{RAS} Access Time	60ns	60ns	70ns
t_{CAC}	\overline{CAS} Access Time	15ns	17ns	20ns
t_{AA}	Access Time From Address	30ns	30ns	35ns
t_{RC}	Cycle Time	104ns	104ns	124ns
t_{HPC}	EDO Mode Cycle Time	25ns	25ns	30ns

- High Performance CMOS process
- Manufactured with 16Mb DRAMS (2M x 8)

- Thin outline (.104")
- Single 5V \pm 0.5V Power Supply
- Low current consumption
- All inputs & outputs are fully TTL & CMOS compatible
- Extended Data Out (EDO) access cycle
- Refresh Modes: \overline{RAS} -Only, CBR, and Hidden Refresh
- 2098 refresh cycles distributed across 32ms
- 11/10 Addressing (Row/Column)
- Optimized for use in byte-write, non-parity applications.
- Tin/lead version only
- DRAMS in TSOP package


Description

The IBM11D2325H is an 8MB 72-pin 4-byte single in-line memory module (SIMM) manufactured using EDO DRAMs. The module is organized as a 2Mx32 high speed memory array, and is configured as one 2Mx32 bank. The assembly is intended for use in 16, 32 and 64 bit applications. It is manufactured with four 2Mx8 devices, each in a 400mil TSOP package, and is compatible with applications that support 11/10 (Row/Column) addressing.

The use of EDO DRAMs allows for a reduction in Page Mode cycle time from 40ns (Fast Page) to 25ns (EDO, 60ns/6Rns sort). The use of TSOP packages allows tight SIMM spacing (.3" on center).

The IBM 72-Pin SIMMs provide a high performance, flexible 4-byte interface in a 4.25" long footprint.

Card Outline





2M x 32 DRAM Module

Pin Description

RAS0, RAS2	Row Address Strobe
CAS0 - CAS3	Column Address Strobe
WE	Read/write Input
A0 - A10	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connect
PD1 - PD4	Presence Detects

Pinout

Pin#	Name	Pin#	Name	Pin#	Name
1	V _{SS}	25	DQ24	49	DQ9
2	DQ0	26	DQ7	50	DQ27
3	DQ18	27	DQ25	51	DQ10
4	DQ1	28	A7	52	DQ28
5	DQ19	29	NC	53	DQ11
6	DQ2	30	V _{CC}	54	DQ29
7	DQ20	31	A8	55	DQ12
8	DQ3	32	A9	56	DQ30
9	DQ21	33	NC	57	DQ13
10	V _{CC}	34	RAS2	58	DQ31
11	NC	35	NC	59	V _{CC}
12	A0	36	NC	60	DQ32
13	A1	37	NC	61	DQ14
14	A2	38	NC	62	DQ33
15	A3	39	V _{SS}	63	DQ15
16	A4	40	CAS0	64	DQ34
17	A5	41	CAS2	65	DQ16
18	A6	42	CAS3	66	NC
19	A10	43	CAS1	67	PD1
20	DQ4	44	RAS0	68	PD2
21	DQ22	45	NC	69	PD3
22	DQ5	46	NC	70	PD4
23	DQ23	47	WE	71	NC
24	DQ6	48	NC	72	V _{SS}


1. DQ numbering is compatible with non-parity (x32) version.

Ordering Information

Part Number	Organization	Speed	Addr.	Leads	Dimensions	Notes
IBM11D2325H-60	2M x 32	60ns	11/10	Sn/Pb	4.25" x 1" x .104"	1
IBM11D2325H-6R		6Rns				
IBM11D2325H-70		70ns				
IBM11D2325H-60T		60ns				
IBM11D2325H-6RT		6Rns				
IBM11D2325H-70T		70ns				

1. 6Rns speed sort has t_{CAC} of 17ns
2. DRAM package designator appended to speed portion of part number on assemblies beginning with DRAM die rev E.

Block Diagram





2M x 32 DRAM Module


Truth Table

Function	\overline{RAS}	\overline{CAS}	\overline{WE}	Row Address	Column Address	All DQ bits	
Standby	H	H→X	X	X	X	High Impedance	
Read	L	L	H	Row	Col	Valid Data Out	
Early-Write	L	L	L	Row	Col	Valid Data In	
EDO Mode - Read: 1st Cycle	L	H→L	H	Row	Col	Valid Data Out	
Subsequent Cycles	L	H→L	H	N/A	Col	Valid Data Out	
EDO Mode - Write: 1st Cycle	L	H→L	L	Row	Col	Valid Data In	
Subsequent Cycles	L	H→L	L	N/A	Col	Valid Data In	
\overline{RAS} -Only Refresh	L	H	X	Row	N/A	High Impedance	
\overline{CAS} -Before- \overline{RAS} Refresh	H→L	L	H	X	X	High Impedance	
Hidden Refresh	Read	L→H→L	L	H	Row	Col	Data Out
	Write	L→H→L	L	L	Row	Col	Data In

Presence Detect

Pin	2M x 32	
	-60 / 6R	-70
PD1	NC	NC
PD2	NC	NC
PD3	NC	V _{SS}
PD4	NC	NC

1. NC= OPEN, V_{SS} = GND



**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units	Notes
V _{CC}	Power Supply Voltage	-1.0 to +7.0	V	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} + 0.5, 7.0)	V	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} + 0.5, 7.0)	V	1
T _{OPR}	Operating Temperature	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +125	°C	1
P _D	Power Dissipation	1.98	W	1
I _{OUT}	Short Circuit Output Current	50	mA	1

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)

Symbol	Parameter	Min	Typ	Max	Units	Notes
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	1
V _{IH}	Input High Voltage	2.4	—	V _{CC} + 0.5	V	1, 2
V _{IL}	Input Low Voltage	-0.5	—	0.8	V	1, 2

1. All voltages referenced to V_{SS}.
 2. V_{IH} may overshoot to V_{CC} + 2.0V for pulse widths of ≤ 4.0ns (or V_{CC} + 1.0V for ≤ 8.0ns). Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns). Pulse widths measured at 50% points with amplitude measured peak to DC reference.

Capacitance (T_A = 0 to +70°C, V_{CC} = 5.0V ± 0.5V)

Symbol	Parameter	2M x 32 Max	Units
C _{I1}	Input Capacitance (A0-A10)	30	pF
C _{I2}	Input Capacitance (RAS)	24	pF
C _{I3}	Input Capacitance (CAS)	17	pF
C _{I4}	Input Capacitance (WE)	38	pF
C _{I/O}	Output Capacitance (All DQ)	15	pF

2M x 32 DRAM Module

DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

Symbol	Parameter	2M x 32		Units	Notes	
		Min	Max			
I _{CC1}	Operating Current Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{\text{RC}} = t_{\text{RC min}}$)	-60 / -6R	—	360	mA	1, 2, 3
		-70	—	320		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current ($\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{\text{IH}}$)	—	8	mA		
I _{CC3}	$\overline{\text{RAS}}$ Only Refresh Current Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}$: $t_{\text{RC}} = t_{\text{RC min}}$)	-60 / -6R	—	360	mA	1, 3
		-70	—	320		
I _{CC4}	EDO Mode Current Average Power Supply Current, EDO Mode ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{\text{HPC}} = t_{\text{HPC min}}$)	-60 / -6R	—	200	mA	1, 2, 3
		-70	—	160		
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{CC}} - 0.2\text{V}$)	—	4	mA		
I _{CC6}	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Cycling: $t_{\text{RC}} = t_{\text{RC min}}$)	-60 / -6R	—	360	mA	1, 3
		-70	—	320		
I _{I(L)}	Input Leakage Current Input Leakage Current, any input ($0.0 \leq V_{\text{IN}} \leq (V_{\text{CC}} - 6.0\text{V})$) All Other Pins Not Under Test = 0V	$\overline{\text{RAS}}$	-20	+20	μA	
		$\overline{\text{CAS}}$	-10	+10		
		All others	-40	+40		
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \leq V_{\text{OUT}} \leq V_{\text{CC}}$)	-10	+10	μA		
V _{OH}	Output High Level Output "H" Level Voltage ($I_{\text{OUT}} = -5\text{mA}$)	2.4	V _{CC}	V		
V _{OL}	Output Low Level Output "L" Level Voltage ($I_{\text{OUT}} = +4.2\text{mA}$)	0.0	0.4	V		

1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
 2. I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.
 3. Address can be changed once or less while $\overline{\text{RAS}} = V_{\text{IL}}$. In the case of I_{CC4}, it can be changed once or less when $\overline{\text{CAS}} = V_{\text{IH}}$.

**AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- An initial pause of $200\mu\text{s}$ is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles instead of 8 $\overline{\text{RAS}}$ only refresh cycles is required.
- AC measurements assume $t_T = 2\text{ns}$.

Read, Write, and Refresh Cycles (Common Parameters)

Symbol	Parameter	-60		-6R		-70		Units	Notes
		Min	Max	Min	Max	Min	Max		
t_{RC}	Random Read or Write Cycle Time	104	—	104	—	124	—	ns	
t_{RP}	$\overline{\text{RAS}}$ Precharge Time	40	—	40	—	50	—	ns	
t_{CP}	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	10	—	ns	
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	60	10K	60	10K	70	10K	ns	
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	10	10K	10	10K	12	10K	ns	
t_{ASR}	Row Address Setup Time	0	—	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	10	—	ns	
t_{ASC}	Column Address Setup Time	0	—	0	—	0	—	ns	
t_{CAH}	Column Address Hold Time	10	—	10	—	10	—	ns	
t_{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	14	45	14	43	14	50	ns	1
t_{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	12	30	12	30	12	35	ns	2
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	10	—	10	—	12	—	ns	
t_{CSH}	$\overline{\text{CAS}}$ Hold Time	50	—	50	—	55	—	ns	
t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	5	—	ns	
t_{DZC}	$\overline{\text{CAS}}$ Delay Time from D_{IN}	0	—	0	—	0	—	ns	
t_{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	—	—	—	—	—	—	ns	3
t_T	Transition Time (Rise and Fall)	2	30	2	30	2	30	ns	

- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only: if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled by t_{CAC} .
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA} .
- This parameter is not applicable to this product, but applies to a related product in this family.



2M x 32 DRAM Module

Write Cycle

Symbol	Parameter	-60		-6R		-70		Units	Notes
		Min	Max	Min	Max	Min	Max		
t _{WCS}	Write Command Set Up Time	0	—	0	—	0	—	ns	
t _{WCH}	Write Command Hold Time	10	—	10	—	12	—	ns	
t _{WP}	Write Command Pulse Width	10	—	10	—	12	—	ns	
t _{DS}	D _{IN} Setup Time	0	—	0	—	0	—	ns	1
t _{DH}	D _{IN} Hold Time	10	—	10	—	12	—	ns	1

1. These parameters are referenced to the first falling $\overline{\text{CAS}}$ in a write cycle.

Read Cycle

Symbol	Parameter	-60		-6R		-70		Units	Notes
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	—	60	—	60	—	70	ns	1, 2
t _{CAC}	Access Time from $\overline{\text{CAS}}$	—	15	—	17	—	20	ns	1, 2
t _{AA}	Access Time from Address	—	30	—	30	—	35	ns	1, 2
t _{RCS}	Read Command Setup Time	0	—	0	—	0	—	ns	
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	—	0	—	0	—	ns	3
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	0	—	0	—	0	—	ns	3
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30	—	30	—	35	—	ns	
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	—	0	—	0	—	ns	
t _{CDD}	$\overline{\text{CAS}}$ to D _{IN} Delay Time	15	—	15	—	15	—	ns	
t _{OFF}	Output Buffer Turn-off Delay	0	15	0	15	0	15	ns	4

1. Measured with the specified current load and 100pF.
 2. Access time is determined by the latter of t_{RAC}, t_{CAC}, t_{CPA}, t_{AA}.
 3. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 4. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.



Hyper Page Mode (Extended Data Out) Cycle

Symbol	Parameter	-60		-6R		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t _H CAS	CAS Pulse Width (EDO Mode)	10	10K	10	10K	12	10K	ns	
t _H PC	EDO Mode Cycle Time (Read/Write)	25	—	25	—	30	—	ns	
t _{DOH}	Data-out Hold Time from $\overline{\text{CAS}}$	5	—	5	—	5	—	ns	
t _{WHZ}	Output buffer Turn-Off Delay from $\overline{\text{WE}}$	0	10	0	10	0	15	ns	
t _{WPZ}	$\overline{\text{WE}}$ Pulse Width to Output Disable at $\overline{\text{CAS}}$ High	10	—	10	—	10	—	ns	
t _{CPRH}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	35	—	35	—	40	—	ns	
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	—	35	—	35	—	40	ns	1
t _{RASP}	EDO Mode $\overline{\text{RAS}}$ Pulse Width	60	125K	60	125K	70	125K	ns	

1. Access time assumes a load of 100pF at V_{OL} = 0.8V and V_{OH} = 2V.


Refresh Cycle

Symbol	Parameter	-60		-6R		-70		Units	Notes
		Min	Max	Min	Max	Min	Max		
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	10	—	ns	
t _{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	5	—	5	—	5	—	ns	
t _{WRP}	$\overline{\text{WE}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	10	—	ns	
t _{WRH}	$\overline{\text{WE}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	10	—	ns	
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	—	5	—	5	—	ns	
t _{REF}	Refresh Period	—	32	—	32	—	32	ms	1

1. 2048 refreshes are required every 32ms.


2M x 32 DRAM Module

Read Cycle



■ : "H" or "L"


NOTE 1: Implementing $\overline{\text{WE}}$ at $\overline{\text{RAS}}$ time during a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

Write Cycle (Early Write)


■ : "H" or "L"


NOTE 1: Implementing \overline{WE} at \overline{RAS} time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

Extended Data Out Mode Read Cycle



■ : "H" or "L" **NOTE 1:** Implementing \overline{WE} at \overline{RAS} time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.


Extended Data Out Mode Read Cycle (\overline{WE} Control)


: "H" or "L"

NOTE 1: Implementing \overline{WE} at \overline{RAS} time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

2M x 32 DRAM Module


Extended Data Out Mode Early Write Cycle



▣ : "H" or "L"


NOTE 1: Implementing \overline{WE} at \overline{RAS} time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

RAS Only Refresh Cycle



Note: $\overline{\text{WE}}$, D_{IN} are "H" or "L"


CAS Before RAS Refresh Cycle




: "H" or "L"

NOTE: Address is "H" or "L"


Hidden Refresh Cycle (Read)



Layout Drawing



Side



Note: All dimensions are typical unless otherwise stated.

Millimeters
Inches



2M x 32 DRAM Module

Revision Log

Rev	Contents of Modification
3/96	Initial release.
6/96	Added package description to speed designation Updated ordering information
8/96	Corrected typo's