

## DESCRIPTION

The HY51V4403B is the new generation and fast dynamic RAM organized 1,048,576x4-bit. The HY51V4403B has four CASs(CAS0-3) which control corresponding data I/O port in conjunction with OE(eg. CAS0 controls DQ0, CAS1 controls DQ1, CAS2 controls DQ2 and CAS3 controls DQ3). The HY51V4403B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY51V4403B to be packaged in a standard 24/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of 3.3V ±10% tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

## FEATURES

- Low power dissipation  
**Max. battery back-up 1.08mW (L-part)**  
**Max. CMOS standby 0.72mW (L-part)**  
**3.6mW**  
**Max. TTL standby 7.2mW**  
**Max. Self\_Refresh 0.72mW(SL-part)**  
**Max. operating**

| Speed | Power   |
|-------|---------|
| 60    | 324.0mW |
| 70    | 288.0mW |
| 80    | 252.0mW |

- Single power supply of 3.3V±10%
- TTL compatible inputs and outputs
- Fast access and cycle time



| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>PC</sub> |
|-------|------------------|------------------|-----------------|
| 60    | 60ns             | 15ns             | 40ns            |
| 70    | 70ns             | 20ns             | 45ns            |
| 80    | 80ns             | 20ns             | 50ns            |

- Fast page mode operation
- Four independent CAS controls
- Multi-bit test capability
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden & Self Refresh capability
- 1024 refresh cycles / 128ms (L-part)  
 1024 refresh cycles / 16ms


## PIN DESCRIPTION

|         |                       |
|---------|-----------------------|
| RAS     | Row Address Strobe    |
| CAS 0-3 | Column Address Strobe |
| WE      | Write Enable          |
| OE      | Output Enable         |
| A0-A9   | Address input         |
| DQ0-DQ3 | Data Output/Output    |
| Vcc     | Power (+3.3V)         |
| Vss     | Ground                |

## PIN CONNECTION



## BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

**ABSOLUTE MAXIMUM RATING**

| SYMBOL    | PARAMETER                          | RATING      | UNIT     |
|-----------|------------------------------------|-------------|----------|
| TA        | Ambient Temperature                | 0 to 70     | °C       |
| TSTG      | Storage Temperature                | -55 to 150  | °C       |
| VIN, VOUT | Voltage on Any Pin Relative to Vss | -0.5 to 4.6 | V        |
| VCC       | Voltage on VCC Relative to Vss     | -0.5 to 4.6 | V        |
| Ios       | Short Circuit Output Current       | 20          | mA       |
| PD        | Power Dissipation                  | 0.90        | W        |
| TSOLDER   | Soldering Temperature • Time       | 260 • 10    | °C • sec |

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(TA = 0°C to 70°C)

| SYMBOL | PARAMETER          | MIN. | TYP. | MAX.    | UNIT |
|--------|--------------------|------|------|---------|------|
| Vcc    | Supply Voltage     | 3.0  | 3.3  | 3.6     | V    |
| VIH    | Input High Voltage | 2.0  | -    | Vcc+0.3 | V    |
| VIL    | Input Low Voltage  | -0.3 | -    | 0.8     | V    |

NOTE: All voltage are referenced to Vss.

**DC CHARACTERISTICS**

(TA=0°C to 70°C, Vcc=3.3V±10%, Vss=0V, unless otherwise noted.)

| SYMBOL | PARAMETER  | TEST CONDITIONS   | SPEED/<br>POWER | MIN. | MAX. | UNIT    | NOTE  |
|--------|--|---|-----------------|------|------|---------|-------|
| ILI    | Input Leakage Current<br>(Any Input Pins)                                    | $V_{ss} \leq V_{IN} \leq V_{cc}+0.3V$<br>All other pins not under test = $V_{ss}$   |                 | -10  | 10   | mA      |       |
| ILO    | Output Leakage Current<br>(High impedance State)                             | $V_{ss} \leq V_{OUT} \leq 5.5V$<br>$\overline{RAS}$ & $\overline{CAS}$ at $V_{IH}$  |                 | -10  | 10   | $\mu A$ |       |
| ICC1   | Vcc Supply Current,<br>Operating   | trc = trc (min.)  | 60              | -    | 90   | mA      | 1,2,3 |
|        |  |   | 70              | -    | 80   |         |       |
|        |  |   | 80              | -    | 70   |         |       |
| ICC2   | Vcc Supply Current,<br>TTL Standby   | $\overline{RAS}$ & $\overline{CAS}$ at $V_{IH}$ ,<br>other inputs $\geq V_{ss}$   |                 | -    | 2    | mA      |       |
| ICC3   | Vcc Supply Current,<br>$\overline{RAS}$ -only refresh                        | trc = trc (min.)  | 60              | -    | 90   | mA      | 1,3   |
|        |  |   | 70              | -    | 80   |         |       |
|        |  |   | 80              | -    | 70   |         |       |
| ICC4   | Vcc Supply Current,<br>Fast Page mode  | tPC = tPC (min.)  | 60              | -    | 60   | mA      | 1,2,3 |
|        |  |   | 70              | -    | 50   |         |       |
|        |  |   | 80              | -    | 40   |         |       |
| ICC5   | Vcc Supply Current,<br>CMOS Standby  | $\overline{RAS}$ & $\overline{CAS} \geq V_{cc}-0.2V$  | L-part          | -    | 1    | mA      | 5     |
|        |  |   |                 | -    | 200  |         |       |
| ICC6   | Vcc Supply Current,<br>$\overline{CAS}$ -before- $\overline{RAS}$<br>refresh | trc = trc (min.)  | 60              | -    | 90   | mA      | 1,3   |
|        |  |   | 70              | -    | 80   |         |       |
|        |  |   | 80              | -    | 70   |         |       |
| ICC7   | Vcc Supply Current,<br>Battery Back up<br>(L-part only)                      | trc = 125 $\mu s$ , trAS $\leq 1\mu s$<br>$\overline{CAS} = CBR$ cycling or 0.2V<br>$\overline{OE}$ & $\overline{WE} = V_{cc}-0.2V$ ,<br>A0 - A9 = $V_{cc}-0.2V$ or 0.2V<br>DQ0-DQ3 = 0.2V, $V_{cc}-0.2V$ or open |                 | -    | 300  | $\mu A$ | 1,4,5 |
| ICC8   | Vcc Supply Current,<br>Self Refresh<br>(SL-part only)                        | $\overline{RAS}$ & $\overline{CAS} \leq 0.2V$<br>other pins same as ICC7  |                 | -    | 200  | $\mu A$ | 6     |
| VOL    | Output Low Voltage   | IoL = 2.0mA   |                 | -    | 0.4  | V       |       |
| VOH    | Output High Voltage  | IoH = -2.0mA  |                 | 2.4  | -    | V       |       |

NOTE :

1. ICC1, ICC3, ICC4, and ICC6 depend on cycle rates.
2. ICC1, ICC3, ICC4 and ICC6 are dependent on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while  $\overline{RAS} = V_{IL}$ . ICC, Address can be changed maximum once while  $\overline{CAS} = V_{IH}$ .
4. Only trAS(max.)=1 $\mu s$  is applied to refresh of battery backup but trAS(max.)=10 $\mu s$  is applied to normal functional operation .
5. ICC5(max.)=200 $\mu A$  and ICC7 are applied to L-parts (HY51V4403BLJ, HY51V4403BLT, HY51V4403BLR, HY51V4403BSLJ, HY51V4403BSLT, HY51V4403BSLR.)
6. ICC8 is applied to SL-parts only (HY51V4403BSLJ, HY51V4403BSLT and HY51V4403BSLR.)

4675088 0004229 088

**AC CHARACTERISTICS**

(TA=0°C to 70°C, Vcc=3.3V±10%, Vss=0V, unless otherwise noted.) NOTE1,2,3,13

| #  | SYMBOL | PARAMETER   | HY51V4403B/J/BR/BLJ/BLT/BLR/<br>BSLJ/BSLT/BSLR |      |      |      |      |      | UNIT | NOTE   |
|----|--------|---|--|------|------|------|------|------|------|--------|
|    |        |   | - 60   |      | - 70 |      | - 80 |      |      |        |
|    |        |   | MIN.   | MAX. | MIN. | MAX. | MIN. | MAX. |      |        |
| 1  | tRC    | Random Read or Write Cycle Time                                   | 110  | -    | 130  | -    | 150  | -    | ns   |        |
| 2  | tRWC   | Read-Modify-Write Cycle Time                                      | 155  | -    | 185  | -    | 205  | -    | ns   |        |
| 3  | tPC    | Fast Page Mode Cycle Time   | 40   | -    | 45   | -    | 50   | -    | ns   |        |
| 4  | tPRWC  | Fast Page Mode Read-Modify-Write Cycle Time                       | 80   | -    | 95   | -    | 105  | -    | ns   |        |
| 5  | tRAC   | Access Time from $\overline{\text{RAS}}$                          | -  | 60   | -    | 70   | -    | 80   | ns   | 4,9,10 |
| 6  | tCAC   | Access Time from $\overline{\text{CAS}}$                          | -  | 15   | -    | 20   | -    | 20   | ns   | 4,9    |
| 7  | tAA    | Access Time from Column Address                                   | -  | 30   | -    | 35   | -    | 40   | ns   | 4,10   |
| 8  | tCPA   | Access Time from $\overline{\text{CAS}}$ Precharge                | -  | 35   | -    | 40   | -    | 45   | ns   | 4,15   |
| 9  | tCLZ   | $\overline{\text{CAS}}$ to Output Low Impedance                   | 0  | -    | 0    | -    | 0    | -    | ns   | 4      |
| 10 | tOFF   | Output Buffer Turn-off Delay                                      | 0  | 15   | 0    | 20   | 0    | 25   | ns   | 5      |
| 11 | tT     | Transition Time (Rise and Fall)                                   | 3  | 50   | 3    | 50   | 3    | 50   | ns   | 3      |
| 12 | tRP    | $\overline{\text{RAS}}$ Precharge Time                            | 40   | -    | 50   | -    | 60   | -    | ns   |        |
| 13 | tRAS   | $\overline{\text{RAS}}$ Pulse Width                               | 60   | 10K  | 70   | 10K  | 80   | 10K  | ns   |        |
| 14 | tRASP  | $\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)              | 60   | 200K | 70   | 200K | 80   | 200K | ns   |        |
| 15 | tRSH   | $\overline{\text{RAS}}$ Hold Time                                 | 15   | -    | 20   | -    | 20   | -    | ns   |        |
| 16 | tCSH   | $\overline{\text{CAS}}$ Hold Time                                 | 60   | -    | 70   | -    | 80   | -    | ns   |        |
| 17 | tCAS   | $\overline{\text{CAS}}$ Pulse width                               | 15   | 10K  | 20   | 10K  | 20   | 10K  | ns   |        |
| 18 | tRCD   | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay          | 20   | 45   | 20   | 50   | 20   | 60   | ns   | 9      |
| 19 | tRAD   | $\overline{\text{RAS}}$ to Column Address Delay Time              | 15   | 30   | 15   | 35   | 15   | 40   | ns   | 10     |
| 20 | tCRP   | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | 5  | -    | 5    | -    | 5    | -    | ns   | 15     |
| 21 | tCP    | $\overline{\text{CAS}}$ Precharge Time                            | 10   | -    | 10   | -    | 10   | -    | ns   | 17     |
| 22 | tASR   | Row Address Set-up Time   | 0  | -    | 0    | -    | 0    | -    | ns   |        |
| 23 | tRAH   | Row Address Hold time   | 10   | -    | 10   | -    | 10   | -    | ns   |        |
| 24 | tASC   | Column Address Set-up Time  | 0  | -    | 0    | -    | 0    | -    | ns   | 14     |
| 25 | tCAH   | Column Address Hold Time  | 15   | -    | 15   | -    | 15   | -    | ns   | 14     |
| 26 | tAR    | Column Address Hold Time from $\overline{\text{RAS}}$             | 50   | -    | 55   | -    | 60   | -    | ns   |        |
| 27 | tRAL   | Column Address to $\overline{\text{RAS}}$ Lead Time               | 30   | -    | 35   | -    | 40   | -    | ns   |        |
| 28 | tRCS   | Read Command Set-up Time  | 0  | -    | 0    | -    | 0    | -    | ns   | 14     |
| 29 | tRCH   | Read Command Hold Time Referenced to $\overline{\text{CAS}}$      | 0  | -    | 0    | -    | 0    | -    | ns   | 6,14   |
| 30 | tRRH   | Read Command Hold Time Referenced to $\overline{\text{RAS}}$      | 0  | -    | 0    | -    | 0    | -    | ns   | 6      |
| 31 | tWCH   | Write Command Hold Time   | 10   | -    | 15   | -    | 20   | -    | ns   | 14     |
| 32 | tWCR   | Write Command Hold Time from $\overline{\text{RAS}}$              | 45   | -    | 55   | -    | 60   | -    | ns   |        |
| 33 | tWP    | Write Command Pulse Width   | 10   | -    | 15   | -    | 20   | -    | ns   |        |
| 34 | tRWL   | Write Command to $\overline{\text{RAS}}$ Lead Time                | 15   | -    | 20   | -    | 20   | -    | ns   |        |
| 35 | tCWL   | Write Command to $\overline{\text{CAS}}$ Lead Time                | 15   | -    | 20   | -    | 20   | -    | ns   | 16     |
| 36 | tDS    | Data-In Set-up Time   | 0  | -    | 0    | -    | 0    | -    | ns   | 7      |
| 37 | tDH    | Data-In Hold Time   | 15   | -    | 15   | -    | 20   | -    | ns   | 7      |
| 38 | tDHR   | Data-In Hold Time Referenced to $\overline{\text{RAS}}$           | 45   | -    | 55   | -    | 60   | -    | ns   |        |
| 39 | tREF   | Refresh Period (1024 cycles)                                      | -  | 16   | -    | 16   | -    | 16   | ms   | 12     |
|    |        | L-part  | -  | 128  | -    | 128  | -    | 128  | ms   | 11     |
| 40 | tWCS   | Write Command Set-up Time   | 0  | -    | 0    | -    | 0    | -    | ns   | 8,14   |

4675088 0004230 8TT

**AC CHARACTERISTICS**

(continued)

| #  | SYMBOL | PARAMETER                                    | HY51V4403BJ/BR/BLJ/BLT/BLR/<br>BSLJ/BSLT/BSLR |      |      |      |      |      | UNIT | NOTE |
|----|--------|--|---|------|------|------|------|------|------|------|
|    |        |  | - 60  |      | - 70 |      | - 80 |      |      |      |
|    |        |  | MIN.  | MAX. | MIN. | MAX. | MIN. | MAX. |      |      |
| 41 | tCWD   | CAS to WE Delay Time                         | 40  | -    | 50   | -    | 50   | -    | ns   | 8    |
| 42 | tRWD   | RAS to WE Delay Time                         | 85  | -    | 100  | -    | 110  | -    | ns   | 8    |
| 43 | tAWD   | Column Address to WE Delay Time              | 55  | -    | 65   | -    | 70   | -    | ns   | 8    |
| 44 | tCSR   | CAS Set-up Time (CBR Cycle)                  | 5   | -    | 5    | -    | 5    | -    | ns   | 14   |
| 45 | tCHR   | CAS Hold Time (CBR Cycle)                    | 10  | -    | 10   | -    | 10   | -    | ns   | 15   |
| 46 | tRPC   | RAS to CAS Precharge Time                    | 5   | -    | 5    | -    | 5    | -    | ns   | 14   |
| 47 | tCPT   | CAS Precharge Time<br>(CBR Counter Test)     | 20  | -    | 25   | -    | 30   | -    | ns   | 17   |
| 48 | tROH   | RAS Hold Time Referenced to OE               | 10  | -    | 10   | -    | 10   | -    | ns   |      |
| 49 | tOEA   | OE Access Time                               | -   | 15   | -    | 20   | -    | 20   | ns   |      |
| 50 | tOED   | OE to Data Delay                             | 15  | -    | 20   | -    | 20   | -    | ns   |      |
| 51 | tOEZ   | Output Buffer Turn Off Delay Time<br>from OE | 0   | 15   | 0    | 20   | 0    | 20   | ns   |      |
| 52 | tOEH   | OE Command Hold Time                         | 15  | -    | 20   | -    | 20   | -    | ns   |      |
| 53 | tCPWD  | WE Delay Time from CAS Precharge             | 55  | -    | 65   | -    | 75   | -    | ns   | 8    |
| 54 | tRHCP  | RAS Hold Time from CAS Precharge             | 35  | -    | 40   | -    | 45   | -    | ns   |      |
| 55 | tWRP   | WE to RAS Precharge Time(CBR Cycle)          | 10  | -    | 10   | -    | 10   | -    | ns   |      |
| 56 | tWRH   | WE to RAS Hold Time(CBR Cycle)               | 10  | -    | 10   | -    | 10   | -    | ns   |      |
| 57 | tWTS   | Write Command Set-up Time<br>(Test Mode In)  | 10  | -    | 10   | -    | 10   | -    | ns   |      |
| 58 | tWTH   | Write Command Hold Time                      | 10  | -    | 10   | -    | 10   | -    | ns   |      |
| 59 | tRASS  | RAS Pulse Width (Self Refresh)               | 100   | -    | 100  | -    | 100  | -    | μs   |      |
| 60 | tRPS   | RAS Precharge Time (Self Refresh)            | 130   | -    | 150  | -    | 180  | -    | ns   |      |
| 61 | tCHS   | CAS Hold Time from RAS (Self Refresh)        | - 50  | -    | - 50 | -    | - 50 | -    | ns   |      |

4675088 0004231 736

**AC CHARACTERISTICS IN TEST MODE**

NOTE 18

| #  | SYMBOL | PARAMETER                                    | HY51V4403BJ/BR/BLJ/BLT/BLR<br>/BSLK/BSLT/BSLR |      |      |      |      |      | UNIT | NOTE   |
|----|--------|--|---|------|------|------|------|------|------|--------|
|    |        |  | - 60  |      | - 70 |      | - 80 |      |      |        |
|    |        |  | MIN.  | MAX. | MIN. | MAX. | MIN. | MAX. |      |        |
| 1  | tRC    | Random Read or Write Cycle Time              | 115   | -    | 135  | -    | 155  | -    | ns   |        |
| 2  | tRWC   | Read-Modify-Write Cycle Time                 | 155   | -    | 185  | -    | 215  | -    | ns   |        |
| 3  | tPC    | Fast Page Mode Cycle Time                    | 45  | -    | 50   | -    | 55   | -    | ns   |        |
| 4  | tPRWC  | Fast Pages Mode Read-Modify-Write Cycle Time | 85  | -    | 100  | -    | 115  | -    | ns   |        |
| 5  | tRAC   | Access Time from RAS                         | -   | 65   | -    | 75   | -    | 85   | ns   | 4,9,10 |
| 6  | tCAC   | Access Time from CAS                         | -   | 20   | -    | 25   | -    | 25   | ns   | 4,9    |
| 7  | tAA    | Access Time from Column Address              | -   | 35   | -    | 40   | -    | 45   | ns   | 4,10   |
| 8  | tCPA   | Access Time from CAS Precharge               | -   | 40   | -    | 45   | -    | 50   | ns   | 4      |
| 13 | tRAS   | RAS Pulse Width                              | 65  | 10K  | 75   | 10K  | 85   | 10K  | ns   |        |
| 14 | tRASP  | RAS Pulse Width (Fast Page Mode)             | 65  | 200K | 75   | 200K | 85   | 200K | ns   |        |
| 15 | tRSH   | RAS Hold Time                                | 20  | -    | 25   | -    | 25   | -    | ns   |        |
| 16 | tCSH   | CAS Hold Time                                | 65  | -    | 75   | -    | 85   | -    | ns   |        |
| 17 | tCAS   | CAS Pulse Width                              | 20  | 10K  | 25   | 10K  | 25   | 10K  | ns   |        |
| 27 | tRAL   | Column Address to RAS Lead Time              | 35  | -    | 40   | -    | 45   | -    | ns   |        |
| 41 | tCWD   | CAS to WE Delay Time                         | 40  | -    | 50   | -    | 50   | -    | ns   | 8      |
| 42 | tRWD   | RAS to WE Delay Time                         | 85  | -    | 100  | -    | 115  | -    | ns   | 8      |
| 43 | tAWD   | Column Address to WE Delay Time              | 55  | -    | 65   | -    | 75   | -    | ns   | 8      |
| 49 | tOEA   | OE Access Time                               | -   | 20   | -    | 25   | -    | 25   | ns   |        |
| 50 | tOED   | OE to Data Delay                             | 20  | -    | 25   | -    | 25   | -    | ns   |        |
| 52 | tOEH   | OE Command Hold Time                         | 20  | -    | 25   | -    | 25   | -    | ns   |        |

■ 4675088 0004232 672 ■

**NOTE:**

1. An initial pause of 200μs is required after power-up followed by any 8  $\overline{RAS}$  only or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle before proper device operation is achieved.
2. If  $\overline{RAS}=V_{ss}$  during power-up, the HY51V4403B could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{cc}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current
3.  $V_{IH}(\min.)$  and  $V_{IL}(\max.)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}(\min.)$  and  $V_{IL}(\max.)$ , and are assumed to be 5ns for all inputs.
4. Measured at  $V_{OH}=2.0V$  and  $V_{OL}=0.8V$  with a load equivalent to 1 TTL loads and 100pF.
5.  $t_{OFF}(\max.)$  and  $t_{OEZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
7. These parameters are referenced to  $\overline{CAS0}$ ,  $\overline{CAS1}$ ,  $\overline{CAS2}$ , and  $\overline{CAS3}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in Read-Modify-Write cycles.
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min.)$ , the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If  $t_{RWD} \geq t_{RWD}(\min.)$ ,  $t_{CWD} \geq t_{CWD}(\min.)$ ,  $t_{AWD} \geq t_{AWD}(\min.)$ , and  $t_{CPWD} \geq t_{CPWD}(\min.)$ , the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the  $t_{RCD}(\max.)$  limit insures that  $t_{RAC}(\max.)$  can be met.  $t_{RCD}(\max.)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max.)$  limit, then access time is controlled by  $t_{CAC}$ .
10. Operation within the  $t_{RAD}(\max.)$  limit insures that  $t_{RAC}(\max.)$  can be met.  $t_{RAD}(\max.)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max.)$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{REF}(\max.)=128ms$  is applied to L-Parts(HY51V4403BLJ/BSLJ, HY51V4403BLT/BSLT and HY51V4403BLR/BSLR).
12. A burst of 1024  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles must be executed within 16ms(128ms for L-part) after exiting self refresh.
13. When all of four  $\overline{CAS}$ s go low at the same time, all 4-bits data are written into the device.  $\overline{CAS}$ s must be transitioned simultaneously within a same read or write cycle.
14. These parameters are determined by the earlier falling edge of  $\overline{CAS}$ .
15. These parameters are determined by the later rising edge of  $\overline{CAS}$ .
16.  $t_{CWL}$  must be satisfied by all of four  $\overline{CAS}$ s for 4-bits access cycles.
17.  $t_{CP}$  and  $t_{CPT}$  are measured when all of four  $\overline{CAS}$ s is high state.
18. These specifications are applied to the test Mode.

**CAPACITANCE**


( $T_A=25^\circ C$ ,  $V_{cc}=3.3V \pm 10\%$ ,  $V_{ss}=0V$ ,  $f=1MHz$ , unless otherwise noted.)

| SYMBOL | PARAMETER   | TYP. | MAX. | UNIT |
|--------|---|------|------|------|
| CIN1   | Input Capacitance (A0-A9)   | -    | 5    | pF   |
| CIN2   | Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$ ) | -    | 7    | pF   |
| CDQ    | Data Output Capacitance (DQ0-DQ3)   | -    | 7    | pF   |


4675088 0004233 509

TIMING DIAGRAM

READ CYCLE




EARLY WRITE CYCLE




4675088 0004234 445




WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE



**FAST PAGE MODE READ CYCLE**




**FAST PAGE MODE EARLY WRITE CYCLE**




4675088 0004236 218

FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE



NOTE : OE and WE = "H" or "L"


4675088 0004237 1.54

CAS-BEFORE-RAS REFRESH CYCLE




NOTE:A0-A9 and OE = "H" or "L"

HIDDEN REFRESH CYCLE (READ)




4675088 0004238 090

HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS SELF REFRESH CYCLE



NOTE:A0-9, WE and OE = 'H' or 'L'

4675088 0004239 T27

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**




4675088 0004240 749

TEST MODE


The HY51V4403B is a DRAM organized 1,048,576 x 1-bit. It is internally organized 524,288 x 8-bit. In Test Mode, data are written into 8 sectors (Each is composed of 512K bits) in parallel and retrieved the same way. Column address A0 is not used. If, upon reading, all 8-bit data from 8 sectors are equal (all "1"s or "0"s), the DQ2 pin indicates a "1". If they are not equal, the DQ2 pin indicates a "0". The DQ0, DQ1 and DQ3 pins always indicate a "1" in Test Mode Read cycles. The diagram below shows the timing of the HY51V4403B to enter Test Mode. In Test Mode, the 1Mx4 DRAM can be tested as if it were a 512Kx4 DRAM.  $\overline{WE}$ ,  $\overline{CAS}$ -before- $\overline{RAS}$  cycle (Test Mode in Cycle) puts the HY51V4403B into Test Mode and  $\overline{CAS}$ -before- $\overline{RAS}$  or  $\overline{RAS}$ -only refresh cycle puts it back into Normal Mode. In Test Mode,  $\overline{WE}$ ,  $\overline{CAS}$ -before- $\overline{RAS}$  cycle shall be used for the refresh operation. The Test Mode function reduces test time.(1/2 in case of N test pattern)

TEST MODE IN CYCLE



4675088 0004241 685

BLOCK DIAGRAM IN TEST MODE




4675088 0004242 511




PACKAGE INFORMATION

300 mil 24/26 pin Small Outline J-form Package (J)



300 mil 24/26 pin Thin Small Outline Package (T) (R)



**ORDERING INFORMATION**

| <b>PART NUMBER</b> | <b>SPEED</b> | <b>POWER</b> | <b>PACKAGE</b> |
|--------------------|--------------|--------------|----------------|
| HY51V4403BJ        | 60/70/80     |              | SOJ            |
| HY51V4403BLJ       | 60/70/80     | L-part       | SOJ            |
| HY51V4403BSLJ      | 60/70/80     | SL-part      | SOJ            |
| HY51V4403BT        | 60/70/80     |              | TSOP-II        |
| HY51V4403BLT       | 60/70/80     | L-part       | TSOP-II        |
| HY51V4403BSLT      | 60/70/80     | SL-part      | TSOP-II        |
| HY51V4403BR        | 60/70/80     |              | TSOP-II(R)     |
| HY51V4403BLR       | 60/70/80     | L-part       | TSOP-II(R)     |
| HY51V4403BSLR      | 60/70/80     | SL-part      | TSOP-II(R)     |