

# 1-Mbit (64K x 16) Static RAM

## Features

- **Temperature Ranges**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive-A: -40°C to 85°C
  - Automotive-E: -40°C to 125°C
- **Pin- and function-compatible with CY7C1021BV33**
- **High speed**
  - $t_{AA} = 8$  ns (Commercial & Industrial)
  - $t_{AA} = 12$  ns (Automotive)
- **CMOS for optimum speed/power**
- **Low active power: 345 mW (max.)**
- **Automatic power-down when deselected**
- **Independent control of upper and lower bits**
- **Available in Pb-free and non Pb-free 44-pin 400-Mil SOJ 44-pin TSOP II and 48-ball FBGA packages**

## Functional Description<sup>[1]</sup>


The CY7C1021CV33 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_1$  through  $I/O_8$ ), is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins ( $I/O_9$  through  $I/O_{16}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_1$  to  $I/O_8$ . If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on  $I/O_9$  to  $I/O_{16}$ . See the truth table at the end of this data sheet for a complete description of Read and Write modes.

The input/output pins ( $I/O_1$  through  $I/O_{16}$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the  $\overline{BHE}$  and  $\overline{BLE}$  are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a Write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1021CV33 is available in 44-pin 400-Mil wide SOJ, 44-pin TSOP II and 48-ball FBGA packages.



**Note:**


1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

**Selection Guide**


		<b>-8</b>	<b>-10</b>	<b>-12</b>	<b>-15</b>	<b>Unit</b>
Maximum Access Time		8	10	12	15	ns
Maximum Operating Current	Comm'I/Ind'I	95	90	85	80	mA
	Automotive-A				80	mA
	Automotive-E			90		mA
Maximum CMOS Standby Current	Comm'I/Ind'I	5	5	5	5	mA
	Automotive-A				5	mA
	Automotive-E			10		mA

**Pin Configurations<sup>[2]</sup>**

**SOJ/TSOP II  
Top View**



**48-ball FBGA  
Top View**



**Note:**

2. NC pins are not connected on the die.

**Pin Definitions**

Pin Name	SOJ, TSOP Pin Number	BGA Pin Number	I/O Type	Description
A <sub>0</sub> -A <sub>15</sub>	1-5, 18-21, 24-27, 42-44	A3, A4, A5, B3, B4, C3, C4, D4, H2, H3, H4, H5, G3, G4, F3, F4	Input	<b>Address Inputs used to select one of the address locations.</b>
I/O <sub>0</sub> -I/O <sub>15</sub> <sup>[3]</sup>	7-10, 13-16, 29-32, 35-38	B6, C6, C5, D5, E5, F5, F6, G6, B1, C1, C2, D2, E2, F2, F1, G1	Input/Output	<b>Bidirectional Data I/O lines.</b> Used as input or output lines depending on operation.
NC	22, 23, 28	A6, D3, E3, E4, G2, H1, H6	No Connect	<b>No Connects.</b> Not connected to the die.
$\overline{\text{WE}}$	17	G5	Input/Control	<b>Write Enable Input, active LOW.</b> When selected LOW, a Write is conducted. When deselected HIGH, a Read is conducted.
$\overline{\text{CE}}$	6	B5	Input/Control	<b>Chip Enable Input, active LOW.</b> When LOW, selects the chip. When HIGH, deselected the chip.
$\overline{\text{BHE}}, \overline{\text{BLE}}$	40, 39	B2, A1	Input/Control	<b>Byte Write Select Inputs, active LOW.</b> $\overline{\text{BHE}}$ controls I/O <sub>16</sub> -I/O <sub>9</sub> , $\overline{\text{BLE}}$ controls I/O <sub>8</sub> -I/O <sub>1</sub> .
$\overline{\text{OE}}$	41	A2	Input/Control	<b>Output Enable, active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins.
V <sub>SS</sub>	12,34	D1, E6	Ground	<b>Ground for the device.</b> Should be connected to ground of the system.
V <sub>CC</sub>	11,33	D6, E1	Power Supply	<b>Power Supply inputs to the device.</b>

**Note:**

- I/O<sub>1</sub>-I/O<sub>16</sub> for SOJ/TSOP and I/O<sub>0</sub>-I/O<sub>15</sub> for BGA packages.



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied..... -55°C to +125°C
- Supply Voltage on V<sub>CC</sub> Relative to GND<sup>[4]</sup> .... -0.5V to +4.6V
- DC Voltage Applied to Outputs in High-Z State<sup>[4]</sup> ..... -0.5V to V<sub>CC</sub>+0.5V
- DC Input Voltage<sup>[4]</sup>..... -0.5V to V<sub>CC</sub>+0.5V
- Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015)

Latch-up Current..... >200 mA

**Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	
Automotive-A	-40°C to +85°C	
Automotive -E	-40°C to +125°C	

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	-8		-10		-12		-15		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[4]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V	
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	Com'l/Ind'l	-1	+1	-1	+1	-1	+1	-1	+1	µA
			Auto-A							-1	+1	
			Auto-E					-12	+12			
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	Com'l/Ind'l	-1	+1	-1	+1	-1	+1	-1	+1	µA
			Auto-A							-1	+1	
			Auto-E					-12	+12			
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	Com'l/Ind'l		95		90		85		80	mA
			Auto-A								80	
			Auto-E						90			
I <sub>SB1</sub>	Automatic CE Power-Down Current — TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	Com'l/Ind'l		15		15		15		15	mA
			Auto-A								15	
			Auto-E						20			
I <sub>SB2</sub>	Automatic CE Power-Down Current — CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V, or V <sub>IN</sub> ≤ 0.3V, f = 0	Com'l/Ind'l		5		5		5		5	mA
			Auto-A								5	
			Auto-E						10			

Note:  
4. V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.5V for pulse durations of less than 20 ns.

**Capacitance<sup>[5]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3V	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

**Thermal Resistance<sup>[5]</sup>**

Parameter	Description	Test Conditions	SOJ	TSOP II	FBGA	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51	65.06	76.92	95.32	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		34.21	15.86	10.68	°C/W

**AC Test Loads and Waveforms<sup>[6]</sup>**


8-ns devices:




\* CAPACITIVE LOAD CONSISTS OF ALL COMPONENTS OF THE TEST ENVIRONMENT

(a)

10-, 12-, 15-ns devices:




(b)



(c)

High-Z characteristics:



(d)

**Notes:**

- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6. AC characteristics (except High-Z) for all 8-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).

**Switching Characteristics** Over the Operating Range<sup>[7]</sup>


Parameter	Description	-8		-10		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>										
$t_{\text{power}}^{[8]}$	$V_{\text{CC}}$ (typical) to the first access	100		100		100		100		$\mu\text{s}$
$t_{\text{RC}}$	Read Cycle Time	8		10		12		15		ns
$t_{\text{AA}}$	Address to Data Valid		8		10		12		15	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		3		3		3		ns
$t_{\text{ACE}}$	$\overline{\text{CE}}$ LOW to Data Valid		8		10		12		15	ns
$t_{\text{DOE}}$	$\overline{\text{OE}}$ LOW to Data Valid		5		5		6		7	ns
$t_{\text{LZOE}}$	$\overline{\text{OE}}$ LOW to Low-Z <sup>[9]</sup>	0		0		0		0		ns
$t_{\text{HZOE}}$	$\overline{\text{OE}}$ HIGH to High-Z <sup>[9, 10]</sup>		4		5		6		7	ns
$t_{\text{LZCE}}$	$\overline{\text{CE}}$ LOW to Low-Z <sup>[9]</sup>	3		3		3		3		ns
$t_{\text{HZCE}}$	$\overline{\text{CE}}$ HIGH to High-Z <sup>[9, 10]</sup>		4		5		6		7	ns
$t_{\text{PU}}^{[11]}$	$\overline{\text{CE}}$ LOW to Power-Up	0		0		0		0		ns
$t_{\text{PD}}^{[11]}$	$\overline{\text{CE}}$ HIGH to Power-Down		8		10		12		15	ns
$t_{\text{DBE}}$	Byte Enable to Data Valid		5		5		6		7	ns
$t_{\text{LZBE}}$	Byte Enable to Low-Z	0		0		0		0		ns
$t_{\text{HZBE}}$	Byte Disable to High-Z		4		5		6		7	ns
<b>Write Cycle</b> <sup>[12]</sup>										
$t_{\text{WC}}$	Write Cycle Time	8		10		12		15		ns
$t_{\text{SCE}}$	$\overline{\text{CE}}$ LOW to Write End	7		8		9		10		ns
$t_{\text{AW}}$	Address Set-up to Write End	7		8		9		10		ns
$t_{\text{HA}}$	Address Hold from Write End	0		0		0		0		ns
$t_{\text{SA}}$	Address Set-up to Write Start	0		0		0		0		ns
$t_{\text{PWE}}$	$\overline{\text{WE}}$ Pulse Width	6		7		8		10		ns
$t_{\text{SD}}$	Data Set-up to Write End	5		5		6		8		ns
$t_{\text{HD}}$	Data Hold from Write End	0		0		0		0		ns
$t_{\text{LZWE}}$	$\overline{\text{WE}}$ HIGH to Low-Z <sup>[9]</sup>	3		3		3		3		ns
$t_{\text{HZWE}}$	$\overline{\text{WE}}$ LOW to High-Z <sup>[9, 10]</sup>		4		5		6		7	ns
$t_{\text{BW}}$	Byte Enable to End of Write	6		7		8		9		ns

**Notes:**


7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
8.  $t_{\text{POWER}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access is performed.
9. At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.
10.  $t_{\text{HZOE}}$ ,  $t_{\text{HZBE}}$ ,  $t_{\text{HZCE}}$ , and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
11. This parameter is guaranteed by design and is not tested.
12. The internal Write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW,  $\overline{\text{WE}}$  LOW and  $\overline{\text{BHE}}/\overline{\text{BLE}}$  LOW.  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{BHE}}/\overline{\text{BLE}}$  must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>



Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[14, 15]</sup>




Notes:


- 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BLE}$  =  $V_{IL}$ .
- 14.  $\overline{WE}$  is HIGH for Read cycle.
- 15. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)<sup>[16, 17]</sup>



Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)




Notes:

- 16. Data I/O is high impedance if  $\overline{\text{OE}}$  or  $\overline{\text{BHE}}$  and/or  $\overline{\text{BLE}} = V_{IH}$ .
- 17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.



**Switching Waveforms** (continued)

**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled, LOW)**

**Truth Table**

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{BLE}}$	$\overline{\text{BHE}}$	$\text{I/O}_1\text{--I/O}_8^{[3]}$	$\text{I/O}_9\text{--I/O}_{16}^{[3]}$	Mode	Power
H	X	X	X	X	High-Z	High-Z	Power-down	Standby ( $I_{\text{SB}}$ )
L	L	H	L	L	Data Out	Data Out	Read – All bits	Active ( $I_{\text{CC}}$ )
			L	H	Data Out	High-Z	Read – Lower bits only	Active ( $I_{\text{CC}}$ )
			H	L	High-Z	Data Out	Read – Upper bits only	Active ( $I_{\text{CC}}$ )
L	X	L	L	L	Data In	Data In	Write – All bits	Active ( $I_{\text{CC}}$ )
			L	H	Data In	High-Z	Write – Lower bits only	Active ( $I_{\text{CC}}$ )
			H	L	High-Z	Data In	Write – Upper bits only	Active ( $I_{\text{CC}}$ )
L	H	H	X	X	High-Z	High-Z	Selected, Outputs Disabled	Active ( $I_{\text{CC}}$ )
L	X	X	H	H	High-Z	High-Z	Selected, Outputs Disabled	Active ( $I_{\text{CC}}$ )


**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
8	CY7C1021CV33-8VXC	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1021CV33-8ZXC		44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-8BAXC	51-85096	48-ball FBGA (Pb-free)	
10	CY7C1021CV33-10VC	51-85082	44-pin (400-Mil) Molded SOJ	Commercial
	CY7C1021CV33-10VXC		44-pin (400-Mil) Molded SOJ (Pb-free)	
	CY7C1021CV33-10ZXC	51-85087	44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-10ZI		44-pin TSOP Type II	
	CY7C1021CV33-10ZXI	51-85096	44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-10BAXI		48-ball FBGA (Pb-free)	
12	CY7C1021CV33-12VC	51-85082	44-pin (400-Mil) Molded SOJ	Commercial
	CY7C1021CV33-12VXC		44-pin (400-Mil) Molded SOJ (Pb-free)	
	CY7C1021CV33-12VI		44-pin (400-Mil) Molded SOJ	Industrial
	CY7C1021CV33-12VXI	44-pin (400-Mil) Molded SOJ (Pb-free)		
	CY7C1021CV33-12ZXC	51-85087	44-pin TSOP Type II (Pb-free)	Commercial
	CY7C1021CV33-12ZXI		44-pin TSOP Type II (Pb-free)	Industrial
	CY7C1021CV33-12BAI	51-85096	48-ball FBGA	Industrial
	CY7C1021CV33-12BAXI		48-ball FBGA (Pb-free)	
	CY7C1021CV33-12ZSE	51-85087	44-pin TSOP Type II	Automotive-E
	CY7C1021CV33-12ZSXE		44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-12VE	51-85082	44-pin (400-Mil) Molded SOJ	
	CY7C1021CV33-12VXE		44-pin (400-Mil) Molded SOJ (Pb-free)	
	CY7C1021CV33-12BAE	51-85096	48-ball FBGA	
15	CY7C1021CV33-15VXC	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1021CV33-15ZXC	51-85087	44-pin TSOP Type II (Pb-free)	Commercial
	CY7C1021CV33-15ZI		44-pin TSOP Type II	Industrial
	CY7C1021CV33-15ZXI		44-pin TSOP Type II (Pb-free)	
	CY7C1021CV33-15BAXI	51-85096	48-ball FBGA (Pb-free)	
	CY7C1021CV33-15ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-A


Please contact local sales representative regarding availability of these parts

Package Diagrams

44-pin (400-Mil) Molded SOJ (51-85082)




44-pin Thin Small Outline Package Type II (51-85087)



**Package Diagrams** (continued)

**48-ball FBGA (7 x 7 x 1.2 mm) (51-85096)**



51-85096-\*F

All products and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

<b>Document Title: CY7C1021CV33, 1-Mbit (64K x 16) Static RAM</b>				
<b>Document Number: 38-05132</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	109472	12/06/01	HGK	New Data Sheet
*A	115044	05/08/02	HGK	Ram7 version C4K x 16 Async Remove "Preliminary"
*B	115808	06/25/02	HGK	I <sub>SB1</sub> and I <sub>CC</sub> values changed
*C	120413	10/31/02	DFP	Updated BGA pin E4 to NC
*D	238454	See ECN	RKF	1) Added Automotive Specs to Data sheet 2) Added Pb-free devices in the Ordering Information
*E	334398	See ECN	SYT	Added Pb-free on page# 9 and 10
*F	493565	See ECN	NXR	Added Automotive-A operating range Corrected typo in the Pin Definition table Changed the description of I <sub>Ix</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated the ordering information table
*G	563963	See ECN	VKN	Added t <sub>POWER</sub> spec in the AC Switching Characteristics table Added footnote #8