

4-bit Single Chip Microcomputer



- Core CPU Architecture
- Dual Slope Type A/D Converter
- High Quality Display LCD Driver
- SVD Circuit

■ DESCRIPTION


The E0C62M2 is a CMOS 4-bit single-chip microcomputer made up of the 4-bit core CPU E0C6200A, ROM, RAM, dual slope type A/D converter, attenuator circuit for various measurement modes, LCD driver, serial interface, and other circuits. It is especially suitable for measurement and LCD display systems such as a digital multimeter.

■ FEATURES


- CMOS LSI 4-bit parallel processing
- Clock 32.768kHz (Typ.)
- Instruction set 100 instructions
- Instruction execution time 153 μ sec, 214 μ sec, 366 μ sec
- ROM capacity 1,536 words \times 12 bits
- RAM capacity 128 words \times 4 bits
- A/D converter Dual slope type
 - Resolution : Conversion time (2 stages)
 - 4,370 counts : 400 msec
 - A/D conversion precision: $\pm 0.1\%$
 - (operating temperature range: 20°C to 40°C)
 - 441 counts : 100 msec (High speed mode)
 - 3 integral resistors can be connected
 - Current, voltage and resistance can be measured
 - AC voltage/AC current can be measured using an external rectifier circuit
 - Continuity check mode built-in (measurement value can be displayed)
 - Reference voltage generation circuit built-in
- Input port 8 bits (pull down resistors can be supplemented by mask option)
- Output port 4 bits
- Buzzer output 2 ports (BZ , \overline{BZ})
- I/O port 4 bits
- Serial interface 1 port for data input
 - 1 port for data output
 - 1 port for clock input/output
- LCD driver 16 segments \times 3 or 4 commons (can be switched using software)
 - LCD drive voltage generation circuit built-in (VL_1 , VL_2 , VL_3)
 - Compatible with 3V LCD panel
- Timer Built-in
- Watchdog timer Built-in
- Supply voltage detection (SVD) circuit .. $2.3 \pm 0.15V$
- Interrupt External : Input port interrupt 2 systems
 - Internal : A/D interrupt 1 system
 - Timer interrupt 1 system
 - Serial interface interrupt 1 system
- Supply voltage 3.0V (2.15V to 3.5V)
- Current consumption (Typ.) HALT mode (32.768kHz/3.0V) : 3 μ A (Typ.)
 - A/D operating (32.768kHz/3.0V) : 0.9mA (in DC measurement)
 - A/D operating (32.768kHz/3.0V) : 1.1mA (in AC measurement)
- Package QFP5-80pin (plastic/ceramic), QFP14-80pin (plastic) or chip

E0C62M2


■ BLOCK DIAGRAM



■ PIN CONFIGURATION



No.	Pin name						
1	SEG15	21	VRF1	41	OVSG	61	BZ
2	COM0	22	VRF2	42	R1	62	P00/SIN
3	COM1	23	CH	43	R2/VI5	63	P01/SOUT
4	COM2	24	CL	44	R3/VI4	64	P02/SCLK
5	COM3	25	ADI	45	R4/VI3	65	P03/SRDY
6	VL1	26	ADO	46	R5/VI2	66	SEG0
7	VL2	27	AVX1	47	R6	67	SEG1
8	VL3	28	AVX2	48	K00	68	SEG2
9	VDD	29	CO	49	K01	69	SEG3
10	OSC1	30	CAZ	50	K02	70	SEG4
11	OSC2	31	CI	51	K03	71	SEG5
12	RESET	32	BUF1	52	K10	72	SEG6
13	TEST	33	BUF2	53	K11	73	SEG7
14	VSSD	34	BUF3	54	K12	74	SEG8
15	C1	35	IIL	55	K13	75	SEG9
16	C2	36	IIH	56	R00	76	SEG10
17	VSS2	37	CFI	57	R01	77	SEG11
18	VDDA	38	SGND	58	R02	78	SEG12
19	VSSA	39	VI	59	R03	79	SEG13
20	VADJ	40	OVX	60	BZ	80	SEG14



No.	Pin name						
1	COM1	21	CL	41	R3/VI4	61	P02/SCLK
2	COM3	22	ADI	42	R4/VI3	62	P03/SRDY
3	VL1	23	ADO	43	R5/VI2	63	SEG0
4	VL2	24	AVX1	44	R6	64	SEG1
5	VL3	25	AVX2	45	K00	65	SEG2
6	VDD	26	CO	46	K01	66	SEG3
7	OSC1	27	CAZ	47	K02	67	SEG4
8	OSC2	28	CI	48	K03	68	SEG5
9	RESET	29	BUF1	49	K10	69	SEG6
10	TEST	30	BUF2	50	K11	70	SEG7
11	VSSD	31	BUF3	51	K12	71	SEG8
12	C1	32	IIL	52	K13	72	SEG9
13	C2	33	IIH	53	R00	73	SEG10
14	VSS2	34	CFI	54	R01	74	SEG11
15	VDDA	35	SGND	55	R02	75	SEG12
16	VSSA	36	VI	56	R03	76	SEG13
17	VADJ	37	OVX	57	BZ	77	SEG14
18	VRF1	38	OVSG	58	BZ	78	SEG15
19	VRF2	39	R1	59	P00/SIN	79	COM0
20	CH	40	R2/VI5	60	P01/SOUT	80	COM1

■ PIN DESCRIPTION

Pin name	Pin No.		I/O	Function
	QFP5-80	QFP14-80		
V _{DD}	9	6	(I)	Digital system power supply pin (+)
V _{DDA}	18	15	(I)	Analog system power supply pin (+)
V _{SSD}	14	11	(I)	Digital system power supply pin (-)
V _{SSA}	19	16	(I)	Analog system GND pin (same voltage with V _{SSD})
V _{ss2}	17	14	(O)	Analog system power supply pin (boosted voltage)
C ₁ , C ₂	15, 16	12, 13	O	Booster capacitor connecting pins for analog system power supply (V _{ss2})
OSC1	10	7	I	Crystal oscillation input pin: 32.768 kHz
OSC2	11	8	O	Crystal oscillation output pin
K00–K13	48–55	45–52	I	Input pins
R00–R03	56–59	53–56	O	Output pins
BZ, B _Z	60, 61	57, 58	O	Buzzer signal output pins
P00–P03	62–65	59–62	I/O	I/O pins
V _{L1} –V _{L3}	6–8	3–5	O	LCD system voltage output pin
COM0–3	2–5	79, 80, 1, 2	O	LCD common output pins (1/3, 1/4 duty, programmable)
SEG0–15	66–80, 1	63–78	O	LCD segment output pin (DC output may be selected by mask option)
V _{ADJ}	20	17	–	Reference voltage adjustment pin
V _{RF1}	21	18	–	Reference voltage output pin
V _{RF2}	22	19	–	Reference voltage output pin
ADI	25	22	I	OP-AMP inverted input pin for AC-DC conversion
ADO	26	23	O	OP-AMP output pin for AC-DC conversion
AVX1	27	24	–	AC-DC converted voltage input pin
AVX2	28	25	–	AC-DC converted voltage input pin
IIL, IIH	35, 36	32, 33	–	Input pins for current measurement
VI	39	36	–	Input pin for voltage measurement
R1	42	39	–	Reference resistor connecting pin (100 Ω)
R2/VI5	43	40	–	Reference resistor connecting pin (1 kΩ)
R3/VI4	44	41	–	Reference resistor connecting pin (10 kΩ)
R4/VI3	45	42	–	Reference resistor connecting pin (101 kΩ)
R5/VI2	46	43	–	Reference resistor connecting pin (1.11 MΩ)
R6	47	44	–	Reference resistor connecting pin (10 MΩ)
OVX	40	37	–	Reference resistor voltage input pin for resistance measurement
OVSG	41	38	–	Reference resistor voltage input pin for resistance measurement
SGND	38	35	–	GND for measurement
CO	29	26	–	Dummy pad
CAZ	30	27	–	Capacitor connecting pin for offset voltage zero adjustment
CI	31	28	–	Integral capacitor connecting pin
BUF1–3	32–34	29–31	–	Buffer AMP output, integral resistor connecting pin
CFI	37	34	–	Noise rejection filter connecting pin
CH	23	20	–	Capacitor connecting pin for reference voltage control
CL	24	21	–	Capacitor connecting pin for reference voltage control
TEST	13	10	I	Testing input pin
RESET	12	9	I	Initial reset input pin

E0C62M2

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(VDD/VDDA=0V)				
Rating		Symbol	Value	Unit
Supply voltage		VDD/VDDA	0	V
		VSSD/VSSA	-3.5	V
		VSS2	-7.0	V
Input voltage	VSSD system	Vi1	(VSSD/VSSA - 0.3) to (VDD/VDDA + 0.3)	V
	VSS2 system	Vi2	(VSS2 - 0.3) to (VDD/VDDA + 0.3)	V
Permissible total output current *1	ΣI		10	mA
Operating temperature (1)	Topr1		-20 to 70	°C
Operating temperature (2) *2	Topr2		0 to 40	°C
Storage temperature	Tstg		-65 to 150	°C
Soldering temperature / Time	Tsol		260°C, 10sec (lead section)	—
Permissible dissipation *3	Pd		250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is drawn in).

*2: The A/D converter is ON status.

*3: In case of plastic package (QFP5-80pin, QFP14-80pin).

● Recommended Operating Conditions

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	VSSD/VSSA	VDD/VDDA=0V	-3.5	-3.0	-2.15	V
Oscillation frequency	fosc1		—	32.768	—	kHz
Measurement system operating temperature	Tmes	During measurement by the A/D converter	15	25	35	°C

● DC Characteristics

(Unless otherwise specified: VDD/VDDA=0V, VSSD/VSSA=-3.0V, fosc1=32.768kHz, Ta=25°C, VL1~VL3 are internal voltage)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	VIH1	K00-K03, K10-K13 RESET, TEST	0.1•VSSD		VDD	V
High level input voltage (2)	VIH2	P00-P03	0.1•VSSD		VDD	V
Low level input voltage (1)	VIL1	K00-K03, K10-K13 RESET, TEST	VSSD		0.9•VSSD	V
Low level input voltage (2)	VIL2	P00-P03	VSSD		0.9•VSSD	V
High level input current (1)	I _{IH1}	VIH1=VDD, VSSD=-3.0V Without pull down resistor	K00-K03, K10-K13 P00-P03, RESET, TEST	0	0.5	μA
High level input current (2)	I _{IH2}	VIH2=VDD, VSSD=-3.0V With pull down resistor	K00-K03, K10-K13 P00-P03, RESET, TEST	5	10	μA
Low level input current	I _{IL}	VIL=VSSD=-3.0V	K00-K03, K10-K13 P00-P03, RESET, TEST	-0.5	0	μA
High level output current (1)	I _{OH1}	VOH1=0.1•VSSD, VSSD=-3.0V	R00-R03, P00-P03		-0.9	mA
High level output current (2)	I _{OH2}	VOH2=0.1•VSSD, VSSD=-3.0V	BZ, BZ̄		-1.2	mA
Low level output current (1)	I _{OL1}	VO _{L1} =0.9•VSSD, VSSD=-3.0V	R00-R03, P00-P03	3.0		mA
Low level output current (2)	I _{OL2}	VO _{L2} =0.9•VSSD, VSSD=-3.0V	BZ, BZ̄	3.5		mA
Common output current	I _{OH3}	VOH3=VDD-0.05V	COM0-COM3		-3.0	μA
	I _{OL3}	VO _{L3} =VL3+0.05V		3.0		μA
Segment output current (during LCD output)	I _{OH4}	VOH4=VDD-0.05V	SEG0-SEG15		-3.0	μA
	I _{OL4}	VO _{L4} =VL3+0.05V		3.0		μA
Segment output current (during DC output)	I _{OH5}	VOH5=0.1•VSSD	SEG0-SEG15		50	mA
	I _{OL5}	VO _{L5} =0.9•VSSD		-70		mA

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: VDD/VDDA=0V, VSSD/VSSA=-3.0V, fosc1=32.768kHz, Ta=25°C, VL1–VL3 are internal voltage)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	VL1	Connect 1MΩ load resistor between VDD and VL1, CL1=0.047μF	-1.15	-1.05	-0.95	V
	VL2	Connect 1MΩ load resistor between VDD and VL2, CL2=0.047μF	-2.20	-2.10	-2.00	V
	VL3	Connect 1MΩ load resistor between VDD and VL3, CL3=0.047μF	-3.25	-3.15	-3.05	V
SVD voltage	VSV		-2.45	-2.30	-2.15	V
SVD circuit response time	tSVD				100	μS
Power current consumption	IOP	During SLEEP	VSSD/VSSA=-3.0V	1.5	4.0	μA
		During HALT	VSSD/VSSA=-3.0V	3.0	6.0	μA
		During A/D operation *1	VSSD/VSSA=-3.0V	0.9	2.0	mA
		During A/D operation *2	VSSD/VSSA=-3.0V	1.1	2.2	mA

*1: DCV and DCA measurement mode

*2: DCV and ACV measurement mode (The general AMP is ON status.)

A/D Converter

(Unless otherwise specified: VDD/VDDA=0V, VSSD/VSSA=-3.0V, fosc1=32.768kHz, Ta=25°C, VL1–VL3 are internal voltage)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Sampling time	S _{t1}	A/D conversion in normal mode		100		mS
	S _{t2}	A/D conversion in high speed mode		10		mS
Sampling rate	S _{r1}	A/D conversion in normal mode		2.5		/S
	S _{r2}	A/D conversion in high speed mode		10		/S
Linearity error	LIN	A/D conversion in normal mode	-0.2		0.2	%FS
Polarity error	EP	A/D conversion in normal mode	-2		+2	dgt
Zero point error	ZOFF	A/D conversion in normal mode	-2		+2	dgt
Voltage range	VSSD/VSSA	VDD=VDDA=0V	-3.5		VSV	*1

*1: Vsvd: SVD judgment voltage

Reference Voltage Generator

(Unless otherwise specified: VDD/VDDA=0V, VSSD/VSSA=-3.0V, fosc1=32.768kHz, Ta=25°C, VL1–VL3 are internal voltage)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Temperature characteristics	VrefT	0 to 40°C	-300	0	300	ppm/deg
Supply voltage characteristics	VrefV	VSSA (VSSD)=-2.15 to -3.5V	-0.1		0.1	%
Reference voltage output	Vref1	Short-circuit between VRF1 and VADJ terminals Voltage between VRF1 and VSSA Connect 70 kΩ load resistor between VRF1 and VSSA	400		780	mV
Output voltage during resistance measurement	Vrmes	VRF1-VSSA=1.0V (Output voltages are values in case of VSSA standard)	400Ω range 4kΩ range 40kΩ range 400kΩ range 4MΩ range 40MΩ range	VDDA 0.7 0.47 0.47 0.47 0.47		V

● Oscillation Characteristics


The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

(Unless otherwise specified: VDD/VDDA=0V, VSSD/VSSA=-3.0V, Crystal: C-002R (Cl=35kΩ), CG=CD=built-in, fosc1=32.768kHz, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	tsta ≤ 3sec			-2.15	V
Oscillation stop voltage	Vstp	tstp ≤ 10sec			-1.8	V
Built-in capacitance (gate)	CG			20		pF
Built-in capacitance (drain)	CD			15		pF
Harmonic oscillation start voltage	Vhho				-3.5	V
Permitted leak resistance	Rleak		200			MΩ

E0C62M2

■ BASIC EXTERNAL CONNECTION DIAGRAM



NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

[ELECTRONIC DEVICES MARKETING DIVISION]

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

4218, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

4218, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

