



MOS INTEGRATED CIRCUIT μ PD16753

384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 256-GRAY SCALES)

DESCRIPTION

The μ PD16753 is a source driver for TFT-LCDs capable of dealing with 256-gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values γ -corrected by an internal D/A converter and 8-by-2 external power modules.

Because the output dynamic range is as large as $V_{DD2} - 0.2$ V to $V_{SS2} + 0.2$ V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 40 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels and SXGA TFT-LCD panels.

FEATURES

- CMOS level input
- 384 Outputs
- Input of 8 bits (gradation data) by 6 dots
- Capable of outputting 256 values by means of 8-by-2 external power modules (16 units) and a D/A converter
- Logic power supply voltage (V_{DD1}): 3.3 ± 0.3 V
- Driver power supply voltage (V_{DD2}): $9.0 V \pm 0.5$ V
- High-speed data transfer: $f_{CLK} = 40$ MHz (internal data transfer speed when operating at $V_{DD1} = 3.0$ V)
- Output dynamic range $V_{DD2} - 0.2$ V to $V_{SS2} + 0.2$ V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output Voltage polarity inversion function (POL)
- Display data inversion function (POL21, POL22)
- Low power control function (LPC)


ORDERING INFORMATION

Part Number	Package
μ PD16753N - XXX	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μ PD16753N - xxx)

Remark This figure does not specify the TCP package.

4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	I/O	Description
S ₁ to S ₃₈₄	Driver output	O	The D/A converted 256-gray-scale analog voltage is output.
D ₀₀ to D ₀₇	Display data input	I	The display data is input with a width of 48 bits, viz., the gray scale data (8 bits) by 6 dots (2 pixels). D _{x0} : LSB, D _{x7} : MSB
D ₁₀ to D ₁₇			
D ₂₀ to D ₂₇			
D ₃₀ to D ₃₇			
D ₄₀ to D ₄₇			
D ₅₀ to D ₅₇			
R/L	Shift direction control input	I	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R/L = H: STHR input, S ₁ → S ₃₈₄ , STHL output R/L = L: STHL input, S ₃₈₄ → S ₁ , STHR output
STHR	Right shift start pulse input/output	I/O	These refer to the start pulse I/O pins when driver ICs are connected in cascade. Fetching of display data starts when H is read at the rising edge of CLK.
STHL	Left shift start pulse input/output	I/O	R/L = H (right shift): STHR input, STHL output R/L = L (left shift): STHL input, STHR output A high level should be input as the pulse of one cycle of the clock signal. If the start pulse input is more than 2CLK, the first 1CLK of the high-level input is valid
CLK	Shift clock input	I	Refers to the shift register's shift clock input. At the rising edge of the 64th after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. If 66th clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	I	The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	I	POL = L: The S _{2n-1} output uses V ₀ to V ₇ as the reference supply. The S _{2n} output uses V ₈ to V ₁₅ as the reference supply. POL = H: The S _{2n-1} output uses V ₈ to V ₁₅ as the reference supply. The S _{2n} output uses V ₀ to V ₇ as the reference supply. S _{2n-1} indicates the odd output; and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge.
POL21 POL22	Data inversion input	I	Data inversion can invert when display data is loaded. POL21: Invert/not invert of display data D ₀₀ to D ₀₇ , D ₁₀ to D ₁₇ , D ₂₀ to D ₂₇ . POL22: Invert/not invert of display data D ₃₀ to D ₃₇ , D ₄₀ to D ₄₇ , D ₅₀ to D ₅₇ . POL21/22 = H: Data inversion loads display data after inverting it. POL21/22 = L: Data inversion does not invert input data.
LPC	Low power control input	I	The current consumption of V _{DD2} is lowered by controlling the constant current source of the output amplifier. This pin is pulled up to the V _{DD1} power supply inside the IC. LPC = L: Normal power mode LPC = H or Open: Low power mode (the static current consumption of V _{DD2} reduced to about 2/3 of the normal current consumption.)

(2/2)

Pin Symbol	Pin Name	I/O	Description
V_0 to V_{15}	γ -corrected power supplies	—	Input the γ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 \text{ V}_{DD2}$ $0.5 \text{ V}_{DD2} - 0.3 \geq V_8 > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} \geq V_{SS2} + 0.2 \text{ V}$
V_{DD1}	Logic power supply	—	$3.3 \text{ V} \pm 0.3 \text{ V}$
V_{DD2}	Driver power supply	—	$9.0 \text{ V} \pm 0.5 \text{ V}$
V_{SS1}	Logic ground	—	Grounding
V_{SS2}	Driver ground	—	Grounding

Cautions 1.The power start sequence must be V_{DD1} , logic input, and V_{DD2} & V_0 to V_{15} in that order.

Reverse this sequence to shut down (Simultaneous power application to V_{DD2} and V_0 to V_{15} is possible.).

2.To stabilize the supply voltage, please be sure to insert a $0.1 \mu\text{F}$ bypass capacitor between V_{DD1} - V_{SS1} and V_{DD2} - V_{SS2} . Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about $0.01 \mu\text{F}$ is also advised between the γ -corrected power supply terminals ($V_0, V_1, V_2, \dots, V_{15}$) and V_{SS2} .

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 8-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors.

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_{15} and the input data.

Be sure to maintain the voltage relationships as follows:

$$\begin{aligned}V_{DD2} - 0.2 \text{ V} &\geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} \\0.5 V_{DD2} - 0.3 &\geq V_8 > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} \geq V_{SS2} + 0.2 \text{ V}.\end{aligned}$$

Figures 5-3 and 5-4 show the relationship between the input data and the output voltage. This driver IC is designed for only single-sided mounting.

Figure 5-1. Relationship between Input Data and γ - corrected Power Supplies





Figure 5–2. γ -corrected Voltages and Ladder Resistors Ratio

r _n	Ratio	r _n	Ratio	r _n	Ratio	r _n	Ratio
r ₀	16.0	r ₆₄	1.0	r ₁₂₈	1.0	r ₁₉₂	1.7
r ₁	14.5	r ₆₅	1.0	r ₁₂₉	1.0	r ₁₉₃	1.7
r ₂	13.0	r ₆₆	1.0	r ₁₃₀	1.0	r ₁₉₄	1.7
r ₃	11.5	r ₆₇	1.0	r ₁₃₁	1.0	r ₁₉₅	1.7
r ₄	10.0	r ₆₈	1.0	r ₁₃₂	1.0	r ₁₉₆	1.7
r ₅	8.9	r ₆₉	1.0	r ₁₃₃	1.0	r ₁₉₇	1.7
r ₆	7.8	r ₇₀	1.0	r ₁₃₄	1.0	r ₁₉₈	1.7
r ₇	6.8	r ₇₁	1.0	r ₁₃₅	1.0	r ₁₉₉	1.7
r ₈	5.8	r ₇₂	1.0	r ₁₃₆	1.0	r ₂₀₀	1.9
r ₉	4.8	r ₇₃	1.0	r ₁₃₇	1.0	r ₂₀₁	1.9
r ₁₀	4.8	r ₇₄	1.0	r ₁₃₈	1.0	r ₂₀₂	1.9
r ₁₁	4.8	r ₇₅	1.0	r ₁₃₉	1.0	r ₂₀₃	1.9
r ₁₂	3.8	r ₇₆	1.0	r ₁₄₀	1.0	r ₂₀₄	1.9
r ₁₃	3.8	r ₇₇	1.0	r ₁₄₁	1.0	r ₂₀₅	1.9
r ₁₄	3.8	r ₇₈	1.0	r ₁₄₂	1.0	r ₂₀₆	1.9
r ₁₅	3.0	r ₇₉	1.0	r ₁₄₃	1.0	r ₂₀₇	1.9
r ₁₆	3.0	r ₈₀	1.0	r ₁₄₄	1.0	r ₂₀₈	2.1
r ₁₇	3.0	r ₈₁	1.0	r ₁₄₅	1.0	r ₂₀₉	2.1
r ₁₈	2.5	r ₈₂	1.0	r ₁₄₆	1.0	r ₂₁₀	2.1
r ₁₉	2.5	r ₈₃	1.0	r ₁₄₇	1.0	r ₂₁₁	2.1
r ₂₀	2.5	r ₈₄	1.0	r ₁₄₈	1.0	r ₂₁₂	2.1
r ₂₁	2.0	r ₈₅	1.0	r ₁₄₉	1.0	r ₂₁₃	2.1
r ₂₂	2.0	r ₈₆	1.0	r ₁₅₀	1.0	r ₂₁₄	2.1
r ₂₃	2.0	r ₈₇	1.0	r ₁₅₁	1.0	r ₂₁₅	2.1
r ₂₄	1.5	r ₈₈	1.0	r ₁₅₂	1.1	r ₂₁₆	2.3
r ₂₅	1.5	r ₈₉	1.0	r ₁₅₃	1.1	r ₂₁₇	2.3
r ₂₆	1.5	r ₉₀	1.0	r ₁₅₄	1.1	r ₂₁₈	2.3
r ₂₇	1.5	r ₉₁	1.0	r ₁₅₅	1.1	r ₂₁₉	2.3
r ₂₈	1.5	r ₉₂	1.0	r ₁₅₆	1.1	r ₂₂₀	2.3
r ₂₉	1.5	r ₉₃	1.0	r ₁₅₇	1.1	r ₂₂₁	2.3
r ₃₀	1.5	r ₉₄	1.0	r ₁₅₈	1.1	r ₂₂₂	2.3
r ₃₁	1.5	r ₉₅	1.0	r ₁₅₉	1.1	r ₂₂₃	2.3
r ₃₂	1.4	r ₉₆	1.0	r ₁₆₀	1.2	r ₂₂₄	2.3
r ₃₃	1.4	r ₉₇	1.0	r ₁₆₁	1.2	r ₂₂₅	2.8
r ₃₄	1.4	r ₉₈	1.0	r ₁₆₂	1.2	r ₂₂₆	2.8
r ₃₅	1.4	r ₉₉	1.0	r ₁₆₃	1.2	r ₂₂₇	2.8
r ₃₆	1.4	r ₁₀₀	1.0	r ₁₆₄	1.2	r ₂₂₈	3.3
r ₃₇	1.4	r ₁₀₁	1.0	r ₁₆₅	1.2	r ₂₂₉	3.3
r ₃₈	1.4	r ₁₀₂	1.0	r ₁₆₆	1.2	r ₂₃₀	3.3
r ₃₉	1.4	r ₁₀₃	1.0	r ₁₆₇	1.2	r ₂₃₁	3.8
r ₄₀	1.3	r ₁₀₄	1.0	r ₁₆₈	1.3	r ₂₃₂	3.8
r ₄₁	1.3	r ₁₀₅	1.0	r ₁₆₉	1.3	r ₂₃₃	3.8
r ₄₂	1.3	r ₁₀₆	1.0	r ₁₇₀	1.3	r ₂₃₄	4.5
r ₄₃	1.3	r ₁₀₇	1.0	r ₁₇₁	1.3	r ₂₃₅	4.5
r ₄₄	1.3	r ₁₀₈	1.0	r ₁₇₂	1.3	r ₂₃₆	4.5
r ₄₅	1.3	r ₁₀₉	1.0	r ₁₇₃	1.3	r ₂₃₇	5.2
r ₄₆	1.3	r ₁₁₀	1.0	r ₁₇₄	1.3	r ₂₃₈	5.2
r ₄₇	1.3	r ₁₁₁	1.0	r ₁₇₅	1.3	r ₂₃₉	5.9
r ₄₈	1.2	r ₁₁₂	1.0	r ₁₇₆	1.4	r ₂₄₀	5.9
r ₄₉	1.2	r ₁₁₃	1.0	r ₁₇₇	1.4	r ₂₄₁	6.6
r ₅₀	1.2	r ₁₁₄	1.0	r ₁₇₈	1.4	r ₂₄₂	6.6
r ₅₁	1.2	r ₁₁₅	1.0	r ₁₇₉	1.4	r ₂₄₃	7.3
r ₅₂	1.2	r ₁₁₆	1.0	r ₁₈₀	1.4	r ₂₄₄	7.3
r ₅₃	1.2	r ₁₁₇	1.0	r ₁₈₁	1.4	r ₂₄₅	8.0
r ₅₄	1.2	r ₁₁₈	1.0	r ₁₈₂	1.4	r ₂₄₆	8.0
r ₅₅	1.2	r ₁₁₉	1.0	r ₁₈₃	1.4	r ₂₄₇	9.0
r ₅₆	1.1	r ₁₂₀	1.0	r ₁₈₄	1.5	r ₂₄₈	9.0
r ₅₇	1.1	r ₁₂₁	1.0	r ₁₈₅	1.5	r ₂₄₉	10.0
r ₅₈	1.1	r ₁₂₂	1.0	r ₁₈₆	1.5	r ₂₅₀	10.0
r ₅₉	1.1	r ₁₂₃	1.0	r ₁₈₇	1.5	r ₂₅₁	12.0
r ₆₀	1.1	r ₁₂₄	1.0	r ₁₈₈	1.5	r ₂₅₂	12.0
r ₆₁	1.1	r ₁₂₅	1.0	r ₁₈₉	1.5	r ₂₅₃	14.0
r ₆₂	1.1	r ₁₂₆	1.0	r ₁₉₀	1.5	r ₂₅₄	14.0
r ₆₃	1.1	r ₁₂₇	1.0	r ₁₉₁	1.5		

Caution There is no connection between V₇ and V₈ in the chip.

Figure 5–3. Relationship between Input Data and Output Voltage (POL21/22 = L)
(Output Voltage 1) $V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 \text{ V}_{DD2}$

Data	Output Voltage	Data	Output Voltage	Data	Output Voltage	Data	Output Voltage
00H	V0' V0	40H	V64' V2	80H	V128' V3	C0H	V192' V4
01H	V1' V1+(V0-V1) X	138.6 / 154.6	41H V65' V3+(V2-V3) X	63 / 64	81H V129' V4+(V3-V4) X	75 / 76	C1H V193' V5+(V4-V5) X
02H	V2' V1+(V0-V1) X	124.1 / 154.6	42H V66' V3+(V2-V3) X	62 / 64	82H V130' V4+(V3-V4) X	74 / 76	C2H V194' V5+(V4-V5) X
03H	V3' V1+(V0-V1) X	111.1 / 154.6	43H V67' V3+(V2-V3) X	61 / 64	83H V131' V4+(V3-V4) X	73 / 76	C3H V195' V5+(V4-V5) X
04H	V4' V1+(V0-V1) X	99.6 / 154.6	44H V68' V3+(V2-V3) X	60 / 64	84H V132' V4+(V3-V4) X	72 / 76	C4H V196' V5+(V4-V5) X
05H	V5' V1+(V0-V1) X	89.6 / 154.6	45H V69' V3+(V2-V3) X	59 / 64	85H V133' V4+(V3-V4) X	71 / 76	C5H V197' V5+(V4-V5) X
06H	V6' V1+(V0-V1) X	80.7 / 154.6	46H V70' V3+(V2-V3) X	58 / 64	86H V134' V4+(V3-V4) X	70 / 76	C6H V198' V5+(V4-V5) X
07H	V7' V1+(V0-V1) X	72.9 / 154.6	47H V71' V3+(V2-V3) X	57 / 64	87H V135' V4+(V3-V4) X	69 / 76	C7H V199' V5+(V4-V5) X
08H	V8' V1+(V0-V1) X	66.1 / 154.6	48H V72' V3+(V2-V3) X	56 / 64	88H V136' V4+(V3-V4) X	68 / 76	C8H V200' V5+(V4-V5) X
09H	V9' V1+(V0-V1) X	60.3 / 154.6	49H V73' V3+(V2-V3) X	55 / 64	89H V137' V4+(V3-V4) X	67 / 76	C9H V201' V5+(V4-V5) X
0AH	V10' V1+(V0-V1) X	55.5 / 154.6	4AH V74' V3+(V2-V3) X	54 / 64	8AH V138' V4+(V3-V4) X	66 / 76	CAH V202' V5+(V4-V5) X
0BH	V11' V1+(V0-V1) X	50.7 / 154.6	4BH V75' V3+(V2-V3) X	53 / 64	8BH V139' V4+(V3-V4) X	65 / 76	CBH V203' V5+(V4-V5) X
0CH	V12' V1+(V0-V1) X	45.9 / 154.6	4CH V76' V3+(V2-V3) X	52 / 64	8CH V140' V4+(V3-V4) X	64 / 76	CCH V204' V5+(V4-V5) X
0DH	V13' V1+(V0-V1) X	42.1 / 154.6	4DH V77' V3+(V2-V3) X	51 / 64	8DH V141' V4+(V3-V4) X	63 / 76	CDH V205' V5+(V4-V5) X
0EH	V14' V1+(V0-V1) X	38.3 / 154.6	4EH V78' V3+(V2-V3) X	50 / 64	8EH V142' V4+(V3-V4) X	62 / 76	CEH V206' V5+(V4-V5) X
0FH	V15' V1+(V0-V1) X	34.5 / 154.6	4FH V79' V3+(V2-V3) X	49 / 64	8FH V143' V4+(V3-V4) X	61 / 76	CFH V207' V5+(V4-V5) X
10H	V16' V1+(V0-V1) X	31.5 / 154.6	50H V80' V3+(V2-V3) X	48 / 64	90H V144' V4+(V3-V4) X	60 / 76	D0H V208' V5+(V4-V5) X
11H	V17' V1+(V0-V1) X	28.5 / 154.6	51H V81' V3+(V2-V3) X	47 / 64	91H V145' V4+(V3-V4) X	59 / 76	D1H V209' V5+(V4-V5) X
12H	V18' V1+(V0-V1) X	25.5 / 154.6	52H V82' V3+(V2-V3) X	46 / 64	92H V146' V4+(V3-V4) X	58 / 76	D2H V210' V5+(V4-V5) X
13H	V19' V1+(V0-V1) X	23 / 154.6	53H V83' V3+(V2-V3) X	45 / 64	93H V147' V4+(V3-V4) X	57 / 76	D3H V211' V5+(V4-V5) X
14H	V20' V1+(V0-V1) X	20.5 / 154.6	54H V84' V3+(V2-V3) X	44 / 64	94H V148' V4+(V3-V4) X	56 / 76	D4H V212' V5+(V4-V5) X
15H	V21' V1+(V0-V1) X	18 / 154.6	55H V85' V3+(V2-V3) X	43 / 64	95H V149' V4+(V3-V4) X	55 / 76	D5H V213' V5+(V4-V5) X
16H	V22' V1+(V0-V1) X	16 / 154.6	56H V86' V3+(V2-V3) X	42 / 64	96H V150' V4+(V3-V4) X	54 / 76	D6H V214' V5+(V4-V5) X
17H	V23' V1+(V0-V1) X	14 / 154.6	57H V87' V3+(V2-V3) X	41 / 64	97H V151' V4+(V3-V4) X	53 / 76	D7H V215' V5+(V4-V5) X
18H	V24' V1+(V0-V1) X	12 / 154.6	58H V88' V3+(V2-V3) X	40 / 64	98H V152' V4+(V3-V4) X	52 / 76	D8H V216' V5+(V4-V5) X
19H	V25' V1+(V0-V1) X	10.5 / 154.6	59H V89' V3+(V2-V3) X	39 / 64	99H V153' V4+(V3-V4) X	50.9 / 76	D9H V217' V5+(V4-V5) X
1AH	V26' V1+(V0-V1) X	9 / 154.6	5AH V90' V3+(V2-V3) X	38 / 64	9AH V154' V4+(V3-V4) X	49.8 / 76	DAH V218' V5+(V4-V5) X
1BH	V27' V1+(V0-V1) X	7.5 / 154.6	5BH V91' V3+(V2-V3) X	37 / 64	9BH V155' V4+(V3-V4) X	48.7 / 76	DBH V219' V5+(V4-V5) X
1CH	V28' V1+(V0-V1) X	6 / 154.6	5CH V92' V3+(V2-V3) X	36 / 64	9CH V156' V4+(V3-V4) X	47.6 / 76	DCH V220' V5+(V4-V5) X
1DH	V29' V1+(V0-V1) X	4.5 / 154.6	5DH V93' V3+(V2-V3) X	35 / 64	9DH V157' V4+(V3-V4) X	46.5 / 76	DDH V221' V5+(V4-V5) X
1EH	V30' V1+(V0-V1) X	3 / 154.6	5EH V94' V3+(V2-V3) X	34 / 64	9EH V158' V4+(V3-V4) X	45.4 / 76	DEH V222' V5+(V4-V5) X
1FH	V31' V1+(V0-V1) X	1.5 / 154.6	5FH V95' V3+(V2-V3) X	33 / 64	9FH V159' V4+(V3-V4) X	44.3 / 76	DFH V223' V5+(V4-V5) X
20H	V32' V1	60H	V96' V3+(V2-V3) X	32 / 64	A0H V160' V4+(V3-V4) X	43.2 / 76	E0H V224' V5
21H	V33' V2+(V1-V2) X	38.6 / 40	61H V97' V3+(V2-V3) X	31 / 64	A1H V161' V4+(V3-V4) X	42 / 76	E1H V225' V6+(V5-V6) X
22H	V34' V2+(V1-V2) X	37.2 / 40	62H V98' V3+(V2-V3) X	30 / 64	A2H V162' V4+(V3-V4) X	40.8 / 76	E2H V226' V6+(V5-V6) X
23H	V35' V2+(V1-V2) X	35.8 / 40	63H V99' V3+(V2-V3) X	29 / 64	A3H V163' V4+(V3-V4) X	39.6 / 76	E3H V227' V6+(V5-V6) X
24H	V36' V2+(V1-V2) X	34.4 / 40	64H V100' V3+(V2-V3) X	28 / 64	A4H V164' V4+(V3-V4) X	38.4 / 76	E4H V228' V6+(V5-V6) X
25H	V37' V2+(V1-V2) X	33 / 40	65H V101' V3+(V2-V3) X	27 / 64	A5H V165' V4+(V3-V4) X	37.2 / 76	E5H V229' V6+(V5-V6) X
26H	V38' V2+(V1-V2) X	31.6 / 40	66H V102' V3+(V2-V3) X	26 / 64	A6H V166' V4+(V3-V4) X	36 / 76	E6H V230' V6+(V5-V6) X
27H	V39' V2+(V1-V2) X	30.2 / 40	67H V103' V3+(V2-V3) X	25 / 64	A7H V167' V4+(V3-V4) X	34.8 / 76	E7H V231' V6+(V5-V6) X
28H	V40' V2+(V1-V2) X	28.8 / 40	68H V104' V3+(V2-V3) X	24 / 64	A8H V168' V4+(V3-V4) X	33.6 / 76	E8H V232' V6+(V5-V6) X
29H	V41' V2+(V1-V2) X	27.5 / 40	69H V105' V3+(V2-V3) X	23 / 64	A9H V169' V4+(V3-V4) X	32.3 / 76	E9H V233' V6+(V5-V6) X
2AH	V42' V2+(V1-V2) X	26.2 / 40	6AH V106' V3+(V2-V3) X	22 / 64	AAH V170' V4+(V3-V4) X	31 / 76	EAH V234' V6+(V5-V6) X
2BH	V43' V2+(V1-V2) X	24.9 / 40	6BH V107' V3+(V2-V3) X	21 / 64	ABH V171' V4+(V3-V4) X	29.7 / 76	EBH V235' V6+(V5-V6) X
2CH	V44' V2+(V1-V2) X	23.6 / 40	6CH V108' V3+(V2-V3) X	20 / 64	ACH V172' V4+(V3-V4) X	28.4 / 76	ECH V236' V6+(V5-V6) X
2DH	V45' V2+(V1-V2) X	22.3 / 40	6DH V109' V3+(V2-V3) X	19 / 64	ADH V173' V4+(V3-V4) X	27.1 / 76	EDH V237' V6+(V5-V6) X
2EH	V46' V2+(V1-V2) X	21 / 40	6EH V110' V3+(V2-V3) X	18 / 64	AEH V174' V4+(V3-V4) X	25.8 / 76	EH V238' V6+(V5-V6) X
2FH	V47' V2+(V1-V2) X	19.7 / 40	6FH V111' V3+(V2-V3) X	17 / 64	AFH V175' V4+(V3-V4) X	24.5 / 76	EFH V239' V6+(V5-V6) X
30H	V48' V2+(V1-V2) X	18.4 / 40	70H V112' V3+(V2-V3) X	16 / 64	BOH V176' V4+(V3-V4) X	23.2 / 76	F0H V240' V6+(V5-V6) X
31H	V49' V2+(V1-V2) X	17.2 / 40	71H V113' V3+(V2-V3) X	15 / 64	B1H V177' V4+(V3-V4) X	21.8 / 76	F1H V241' V6+(V5-V6) X
32H	V50' V2+(V1-V2) X	16 / 40	72H V114' V3+(V2-V3) X	14 / 64	B2H V178' V4+(V3-V4) X	20.4 / 76	F2H V242' V6+(V5-V6) X
33H	V51' V2+(V1-V2) X	14.8 / 40	73H V115' V3+(V2-V3) X	13 / 64	B3H V179' V4+(V3-V4) X	19 / 76	F3H V243' V6+(V5-V6) X
34H	V52' V2+(V1-V2) X	13.6 / 40	74H V116' V3+(V2-V3) X	12 / 64	B4H V180' V4+(V3-V4) X	17.6 / 76	F4H V244' V6+(V5-V6) X
35H	V53' V2+(V1-V2) X	12.4 / 40	75H V117' V3+(V2-V3) X	11 / 64	B5H V181' V4+(V3-V4) X	16.2 / 76	F5H V245' V6+(V5-V6) X
36H	V54' V2+(V1-V2) X	11.2 / 40	76H V118' V3+(V2-V3) X	10 / 64	B6H V182' V4+(V3-V4) X	14.8 / 76	F6H V246' V6+(V5-V6) X
37H	V55' V2+(V1-V2) X	10 / 40	77H V119' V3+(V2-V3) X	9 / 64	B7H V183' V4+(V3-V4) X	13.4 / 76	F7H V247' V6+(V5-V6) X
38H	V56' V2+(V1-V2) X	8.8 / 40	78H V120' V3+(V2-V3) X	8 / 64	B8H V184' V4+(V3-V4) X	12 / 76	F8H V248' V6+(V5-V6) X
39H	V57' V2+(V1-V2) X	7.7 / 40	79H V121' V3+(V2-V3) X	7 / 64	B9H V185' V4+(V3-V4) X	10.5 / 76	F9H V249' V6+(V5-V6) X
3AH	V58' V2+(V1-V2) X	6.6 / 40	7AH V122' V3+(V2-V3) X	6 / 64	BAH V186' V4+(V3-V4) X	9 / 76	FAH V250' V6+(V5-V6) X
3BH	V59' V2+(V1-V2) X	5.5 / 40	7BH V123' V3+(V2-V3) X	5 / 64	BBH V187' V4+(V3-V4) X	7.5 / 76	FBH V251' V6+(V5-V6) X
3CH	V60' V2+(V1-V2) X	4.4 / 40	7CH V124' V3+(V2-V3) X	4 / 64	BCH V188' V4+(V3-V4) X	6 / 76	FCH V252' V6+(V5-V6) X
3DH	V61' V2+(V1-V2) X	3.3 / 40	7DH V125' V3+(V2-V3) X	3 / 64	BDH V189' V4+(V3-V4) X	4.5 / 76	FDH V253' V6+(V5-V6) X
3EH	V62' V2+(V1-V2) X	2.2 / 40	7EH V126' V3+(V2-V3) X	2 / 64	BEH V190' V4+(V3-V4) X	3 / 76	FEH V254' V6
3FH	V63' V2+(V1-V2) X	1.1 / 40	7FH V127' V3+(V2-V3) X	1 / 64	BFH V191' V4+(V3-V4) X	1.5 / 76	FFH V255' V7

Figure 5–4. Relationship between Input Data and Output Voltage (POL21/22 = L)
(Output Voltage 2) 0.5 V_{DD2} – 0.3 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{DD2} + 0.2 V

Data	Output Voltage		Data	Output Voltage		Data	Output Voltage		Data	Output Voltage					
00H	V0"	V15	40H	V64"	V13	80H	V128"	V12	C0H	V192"	V11				
01H	V1"	V15+(V14-V15) X	16 /	154.6	41H	V65"	V13+(V12-V13) X	1 /	64	81H	V129"	V12+(V11-V12) X			
02H	V2"	V15+(V14-V15) X	30.5 /	154.6	42H	V66"	V13+(V12-V13) X	2 /	64	82H	V130"	V12+(V11-V12) X			
03H	V3"	V15+(V14-V15) X	43.5 /	154.6	43H	V67"	V13+(V12-V13) X	3 /	64	83H	V131"	V12+(V11-V12) X			
04H	V4"	V15+(V14-V15) X	55 /	154.6	44H	V68"	V13+(V12-V13) X	4 /	64	84H	V132"	V12+(V11-V12) X			
05H	V5"	V15+(V14-V15) X	65 /	154.6	45H	V69"	V13+(V12-V13) X	5 /	64	85H	V133"	V12+(V11-V12) X			
06H	V6"	V15+(V14-V15) X	73.9 /	154.6	46H	V70"	V13+(V12-V13) X	6 /	64	86H	V134"	V12+(V11-V12) X			
07H	V7"	V15+(V14-V15) X	81.7 /	154.6	47H	V71"	V13+(V12-V13) X	7 /	64	87H	V135"	V12+(V11-V12) X			
08H	V8"	V15+(V14-V15) X	88.5 /	154.6	48H	V72"	V13+(V12-V13) X	8 /	64	88H	V136"	V12+(V11-V12) X			
09H	V9"	V15+(V14-V15) X	94.3 /	154.6	49H	V73"	V13+(V12-V13) X	9 /	64	89H	V137"	V12+(V11-V12) X			
0AH	V10"	V15+(V14-V15) X	99.1 /	154.6	4AH	V74"	V13+(V12-V13) X	10 /	64	8AH	V138"	V12+(V11-V12) X			
0BH	V11"	V15+(V14-V15) X	103.9 /	154.6	4BH	V75"	V13+(V12-V13) X	11 /	64	8BH	V139"	V12+(V11-V12) X			
0CH	V12"	V15+(V14-V15) X	108.7 /	154.6	4CH	V76"	V13+(V12-V13) X	12 /	64	8CH	V140"	V12+(V11-V12) X			
0DH	V13"	V15+(V14-V15) X	112.5 /	154.6	4DH	V77"	V13+(V12-V13) X	13 /	64	8DH	V141"	V12+(V11-V12) X			
0EH	V14"	V15+(V14-V15) X	116.3 /	154.6	4EH	V78"	V13+(V12-V13) X	14 /	64	8EH	V142"	V12+(V11-V12) X			
0FH	V15"	V15+(V14-V15) X	120.1 /	154.6	4FH	V79"	V13+(V12-V13) X	15 /	64	8FH	V143"	V12+(V11-V12) X			
10H	V16"	V15+(V14-V15) X	123.1 /	154.6	50H	V80"	V13+(V12-V13) X	16 /	64	90H	V144"	V12+(V11-V12) X			
11H	V17"	V15+(V14-V15) X	126.1 /	154.6	51H	V81"	V13+(V12-V13) X	17 /	64	91H	V145"	V12+(V11-V12) X			
12H	V18"	V15+(V14-V15) X	129.1 /	154.6	52H	V82"	V13+(V12-V13) X	18 /	64	92H	V146"	V12+(V11-V12) X			
13H	V19"	V15+(V14-V15) X	131.6 /	154.6	53H	V83"	V13+(V12-V13) X	19 /	64	93H	V147"	V12+(V11-V12) X			
14H	V20"	V15+(V14-V15) X	134.1 /	154.6	54H	V84"	V13+(V12-V13) X	20 /	64	94H	V148"	V12+(V11-V12) X			
15H	V21"	V15+(V14-V15) X	136.6 /	154.6	55H	V85"	V13+(V12-V13) X	21 /	64	95H	V149"	V12+(V11-V12) X			
16H	V22"	V15+(V14-V15) X	138.5 /	154.6	56H	V86"	V13+(V12-V13) X	22 /	64	96H	V150"	V12+(V11-V12) X			
17H	V23"	V15+(V14-V15) X	140.6 /	154.6	57H	V87"	V13+(V12-V13) X	23 /	64	97H	V151"	V12+(V11-V12) X			
18H	V24"	V15+(V14-V15) X	142.6 /	154.6	58H	V88"	V13+(V12-V13) X	24 /	64	98H	V152"	V12+(V11-V12) X			
19H	V25"	V15+(V14-V15) X	144.1 /	154.6	59H	V89"	V13+(V12-V13) X	25 /	64	99H	V153"	V12+(V11-V12) X			
1AH	V26"	V15+(V14-V15) X	145.6 /	154.6	5AH	V90"	V13+(V12-V13) X	26 /	64	9AH	V154"	V12+(V11-V12) X			
1BH	V27"	V15+(V14-V15) X	147.1 /	154.6	5BH	V91"	V13+(V12-V13) X	27 /	64	9BH	V155"	V12+(V11-V12) X			
1CH	V28"	V15+(V14-V15) X	148.6 /	154.6	5CH	V92"	V13+(V12-V13) X	28 /	64	9CH	V156"	V12+(V11-V12) X			
1DH	V29"	V15+(V14-V15) X	150.1 /	154.6	5DH	V93"	V13+(V12-V13) X	29 /	64	9DH	V157"	V12+(V11-V12) X			
1EH	V30"	V15+(V14-V15) X	151.6 /	154.6	5EH	V94"	V13+(V12-V13) X	30 /	64	9EH	V158"	V12+(V11-V12) X			
1FH	V31"	V15+(V14-V15) X	153.1 /	154.6	5FH	V95"	V13+(V12-V13) X	31 /	64	9FH	V159"	V12+(V11-V12) X			
20H	V32"	V14	60H	V96"	V13+(V12-V13) X	32	64	A0H	V160"	V12+(V11-V12) X	32.8	76	E0H	V224"	V10
21H	V33"	V14+(V13-V14) X	1.4 /	40	61H	V97"	V13+(V12-V13) X	33 /	64	A1H	V161"	V12+(V11-V12) X			
22H	V34"	V14+(V13-V14) X	2.8 /	40	62H	V98"	V13+(V12-V13) X	34 /	64	A2H	V162"	V12+(V11-V12) X			
23H	V35"	V14+(V13-V14) X	4.2 /	40	63H	V99"	V13+(V12-V13) X	35 /	64	A3H	V163"	V12+(V11-V12) X			
24H	V36"	V14+(V13-V14) X	5.6 /	40	64H	V100"	V13+(V12-V13) X	36 /	64	A4H	V164"	V12+(V11-V12) X			
25H	V37"	V14+(V13-V14) X	7 /	40	65H	V101"	V13+(V12-V13) X	37 /	64	A5H	V165"	V12+(V11-V12) X			
26H	V38"	V14+(V13-V14) X	8.4 /	40	66H	V102"	V13+(V12-V13) X	38 /	64	A6H	V166"	V12+(V11-V12) X			
27H	V39"	V14+(V13-V14) X	9.8 /	40	67H	V103"	V13+(V12-V13) X	39 /	64	A7H	V167"	V12+(V11-V12) X			
28H	V40"	V14+(V13-V14) X	11.2 /	40	68H	V104"	V13+(V12-V13) X	40 /	64	A8H	V168"	V12+(V11-V12) X			
29H	V41"	V14+(V13-V14) X	12.5 /	40	69H	V105"	V13+(V12-V13) X	41 /	64	A9H	V169"	V12+(V11-V12) X			
2AH	V42"	V14+(V13-V14) X	13.8 /	40	6AH	V106"	V13+(V12-V13) X	42 /	64	AAH	V170"	V12+(V11-V12) X			
2BH	V43"	V14+(V13-V14) X	15.1 /	40	6BH	V107"	V13+(V12-V13) X	43 /	64	ABH	V171"	V12+(V11-V12) X			
2CH	V44"	V14+(V13-V14) X	16.4 /	40	6CH	V108"	V13+(V12-V13) X	44 /	64	ACH	V172"	V12+(V11-V12) X			
2DH	V45"	V14+(V13-V14) X	17.7 /	40	6DH	V109"	V13+(V12-V13) X	45 /	64	ADH	V173"	V12+(V11-V12) X			
2EH	V46"	V14+(V13-V14) X	19 /	40	6EH	V110"	V13+(V12-V13) X	46 /	64	AEH	V174"	V12+(V11-V12) X			
2FH	V47"	V14+(V13-V14) X	20.3 /	40	6FH	V111"	V13+(V12-V13) X	47 /	64	AFH	V175"	V12+(V11-V12) X			
30H	V48"	V14+(V13-V14) X	21.6 /	40	70H	V112"	V13+(V12-V13) X	48 /	64	B0H	V176"	V12+(V11-V12) X			
31H	V49"	V14+(V13-V14) X	22.8 /	40	71H	V113"	V13+(V12-V13) X	49 /	64	B1H	V177"	V12+(V11-V12) X			
32H	V50"	V14+(V13-V14) X	24 /	40	72H	V114"	V13+(V12-V13) X	50 /	64	B2H	V178"	V12+(V11-V12) X			
33H	V51"	V14+(V13-V14) X	25.2 /	40	73H	V115"	V13+(V12-V13) X	51 /	64	B3H	V179"	V12+(V11-V12) X			
34H	V52"	V14+(V13-V14) X	26.4 /	40	74H	V116"	V13+(V12-V13) X	52 /	64	B4H	V180"	V12+(V11-V12) X			
35H	V53"	V14+(V13-V14) X	27.6 /	40	75H	V117"	V13+(V12-V13) X	53 /	64	B5H	V181"	V12+(V11-V12) X			
36H	V54"	V14+(V13-V14) X	28.8 /	40	76H	V118"	V13+(V12-V13) X	54 /	64	B6H	V182"	V12+(V11-V12) X			
37H	V55"	V14+(V13-V14) X	30 /	40	77H	V119"	V13+(V12-V13) X	55 /	64	B7H	V183"	V12+(V11-V12) X			
38H	V56"	V14+(V13-V14) X	31.2 /	40	78H	V120"	V13+(V12-V13) X	56 /	64	B8H	V184"	V12+(V11-V12) X			
39H	V57"	V14+(V13-V14) X	32.3 /	40	79H	V121"	V13+(V12-V13) X	57 /	64	B9H	V185"	V12+(V11-V12) X			
3AH	V58"	V14+(V13-V14) X	33.4 /	40	7AH	V122"	V13+(V12-V13) X	58 /	64	BAH	V186"	V12+(V11-V12) X			
3BH	V59"	V14+(V13-V14) X	34.5 /	40	7BH	V123"	V13+(V12-V13) X	59 /	64	BBH	V187"	V12+(V11-V12) X			
3CH	V60"	V14+(V13-V14) X	35.6 /	40	7CH	V124"	V13+(V12-V13) X	60 /	64	BCH	V188"	V12+(V11-V12) X			
3DH	V61"	V14+(V13-V14) X	36.7 /	40	7DH	V125"	V13+(V12-V13) X	61 /	64	BDH	V189"	V12+(V11-V12) X			
3EH	V62"	V14+(V13-V14) X	37.8 /	40	7EH	V126"	V13+(V12-V13) X	62 /	64	BEH	V190"	V12+(V11-V12) X			
3FH	V63"	V14+(V13-V14) X	38.9 /	40	7FH	V127"	V13+(V12-V13) X	63 /	64	BFF	V191"	V12+(V11-V12) X			

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 8 bits \times 2 RGBs (6 dots)

Input width : 48 bits (2-pixel data)

(1) R,L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₇	D ₁₀ to D ₁₇	D ₂₀ to D ₂₇	D ₃₀ to D ₃₇	...	D ₄₀ to D ₄₇	D ₅₀ to D ₅₇

(2) R,L = L (Left shift)


Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₇	D ₁₀ to D ₁₇	D ₂₀ to D ₂₇	D ₃₀ to D ₃₇	...	D ₄₀ to D ₄₇	D ₅₀ to D ₅₇

POL	S _{2n-1} Note	S _{2n} Note
L	V ₀ to V ₇	V ₈ to V ₁₅
H	V ₈ to V ₁₅	V ₀ to V ₇

Note S_{2n-1} (Odd output), S_{2n} (Even output)

7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM


The output voltage is written to the LCD panel synchronized with the STB falling edge.



8. RELATIONSHIP BETWEEN STB, CLK, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure 8-1. Output Circuit Block Diagram




SW1 switches according to the level of STB signal.

STB = L: SW = ON

STB = H: SW = OFF

Figure 8-2. Output Circuit Timing Chart



STB = H is loaded with the rising edge of CLK [1]. However, when not satisfying the specification of $t_{STB-CLK}$, STB = H is loaded with the rising edge of the next CLK [1']. Latch operation of display data is completed with the falling edge of the next CLK which loaded STB = H. Therefore, in order to complete latch operation of display data, it is necessary to input at least 2 CLK in STB = H period.

9. CURRENT CONSUMPTION REDUCTION FUNCTION

The μ PD16753 has a low power control function (LPC) which can switch the bias current of the output amplifier between two levels.

<Low Power control function (LPC) >

The bias current of the output amplifier can be switched between two levels using this pin.

LPC = H or open: low power mode

LPC = L: nomal power mode

The V_{DD2} of static current consumption can be reduced to two thirds of that in normal mode, input a stable DC current (V_{DD1}/V_{SS1}) to this pin.

Caution Because the power and bias-current control functions control the bias current in the output amplifier and regulate the ove-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V_{DD1}	-0.5 to +4.0	V
Driver Part Supply Voltage	V_{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	V_{I1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Input Voltage	V_{I2}	-0.5 to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	V_{O1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Output Voltage	V_{O2}	-0.5 to $V_{DD2} + 0.5$	V
Operating Ambient Temperature	T_A	-10 to +75	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55 to +125	$^\circ\text{C}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -10$ to $+75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V_{DD1}	3.0	3.3	3.6	V
Driver Part Supply Voltage	V_{DD2}	8.5	9.0	9.5	V
High-Level Input Voltage	V_{IH}	0.7 V_{DD1}		V_{DD1}	V
Low-Level Input Voltage	V_{IL}	0		$0.3 V_{DD1}$	V
γ -Corrected Voltage	V_0 to V_7	0.5 V_{DD2}		$V_{DD2} - 0.2$	V
	V_8 to V_{15}	$V_{SS2} + 0.2$		$0.5 V_{DD2} - 0.3$	
Driver Part Output Voltage	V_o	$V_{SS2} + 0.2$		$V_{DD2} - 0.2$	V
Clock Frequency	f_{CLK}			40	MHz

**Electrical Characteristics (TA = -10 to +75°C, V_{DD1} = 3.3 V± 0.3 V, V_{DD2} = 9.0 V± 0.5 V, V_{SS1} = V_{SS2} = 0 V,
Unless otherwise specified, LPC = H or Open)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Leak Current	I _{IL}	Except LPC		±0.1	±1.0	μA
		LPC		60		μA
High-Level Output Voltage	V _{OH}	STHR (STHL), I _{OH} = 0 mA	V _{DD1} – 0.1			V
Low-Level Output Voltage	V _{OL}	STHR (STHL), I _{OL} = 0 mA			0.1	V
γ-Corrected Supply Resistance	R _γ	V ₀ to V ₇ = V ₈ to V ₁₅ = 4.0 V	4.4	8.9	17.8	k
Driver Output Current	I _{VOH}	V _x = 7.0 V, V _{OUT} = 6.5 V ^{Note}		-0.185	-0.09	mA
	I _{VOH}	V _x = 1.0 V, V _{OUT} = 1.5 V ^{Note}	0.12	0.238		mA
Output Voltage Deviation	ΔV _O	V _O = 0.2 V to 1.2 V V _O = V _{DD2} – 1.2 V to V _{DD2} – 0.2 V		±30	±50	mV
		V _O = 1.2 V to 0.5 V _{DD2} – 0.3 V V _O = 0.5 V _{DD2} to V _{DD2} – 1.2 V		±10	±20	mV
Output Swing Difference Deviation	ΔV _{P-P}	V _O = 0.2 V to 0.8 V V _O = V _{DD2} – 0.8 V to V _{DD2} – 0.2 V		±20	±40	mV
		V _O = 0.8 V to 1.2 V V _O = V _{DD2} – 1.2 V to V _{DD2} – 0.8 V		±10	±20	mV
		V _O = 1.2 V to 0.5 V _{DD2} – 0.3 V V _O = 0.5 V _{DD2} to V _{DD2} – 1.2 V		±3	±10	mV
Output Swing Average Difference Deviation	A _{VO}	V _{DD2} = 8.5 V, V _O = 7.9 V, V ₃ = 6.22 V, V ₇ = 4.0 V, V ₈ = 4.0 V, V ₁₂ = 1.78 V, V ₁₂ = 0.1 V, V ₁ , V ₂ , V ₄ , V ₅ , V ₆ , V ₉ , V ₁₀ , V ₁₁ , V ₁₃ , V ₁₄ : Open, TA = 25°C, Input data: 80H	4.433		4.447	V
Logic Part Dynamic Current Consumption	I _{DD1}	V _{DD1} , with no load		0.8	6.0	mA
Driver Part Dynamic Current Consumption	I _{DD2}	V _{DD2} , with no load		4.5	11.0	mA

Note V_x refers to the output voltage of analog output pins S₁ to S₃₈₄. V_{OUT} refers to the voltage applied to analog output pins S₁ to S₃₈₄.

Cautions 1.The STB cycle is defined to be 20 μs at f_{CLK} = 40 MHz.

2.The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.

3.Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).


Switching Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{DD2} = 9.0 \text{ V} \pm 0.5 \text{ V}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$, Unless otherwise specified, $LPC = H$ or Open)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	$C_L = 15 \text{ pF}$		8	20	ns
Driver Output Delay Time	t_{PLH2}	$C_L = 75 \text{ pF}$, $R_L = 5 \text{ k}\Omega$		3	6	μs
	t_{PLH3}			4	8	μs
	t_{PHL2}			3	6	μs
	t_{PHL3}			4	8	μs
Input Capacitance	C_{i1}	STHR (STHL) excluded, $T_A = 25^\circ\text{C}$		4.8	10	pF
	C_{i2}	STHR (STHL), $T_A = 25^\circ\text{C}$		8.6	15	pF

<Measure Condition>

$R_{Ln} = 1 \text{ k}\Omega$

$C_{Ln} = 15 \text{ pF}$




Timing Requirement ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS1} = 0 \text{ V}$, $t_r = t_f = 8.0 \text{ ns}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW_{CLK}		25			ns
Clock Pulse High Period	$PW_{CLK(H)}$		4			ns
Clock Pulse Low Period	$PW_{CLK(L)}$		4			ns
Data Setup Time	t_{SETUP1}		2			ns
Data Hold Time	t_{HOLD1}		2			ns
Start Pulse Setup Time	t_{SETUP2}		2			ns
Start Pulse Hold Time	t_{HOLD2}		2			ns
POL21/22 Setup Time	t_{SETUP3}		2			ns
POL21/22 Hold Time	t_{HOLD3}		2			ns
STB Pulse Width	PW_{STB}		2			μs
Last Data Timing	t_{LDT}		2			CLK
CLK-STB Time	$t_{CLK-STB}$	$CLK \uparrow \rightarrow STB \uparrow$	6			ns
STB-CLK Time	$t_{STB-CLK}$	$STB \uparrow \rightarrow CLK \uparrow$	6			ns
Time Between STB and Start Pulse	$t_{STB-STH}$	$STB \uparrow \rightarrow STHR(STHL) \uparrow$	2			CLK
POL-STB Time	$t_{POL-STB}$	$POL \uparrow \text{ or } \downarrow \rightarrow STB \uparrow$	-5			ns
STB-POL Time	$t_{STB-POL}$	$STB \downarrow \rightarrow POL \downarrow \text{ or } \uparrow$	6			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.

Switching Characteristics Waveform (R_L/L = H)

Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.



11. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the μ PD16753.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

μ PD16753N - xxx: TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds, pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C, pressure 3 to 8 kg/cm ² , time 3 to 5 seconds. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm ² , time 30 to 40 seconds. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents**NEC Semiconductor Device Reliability / Quality Control System (C10983E)****Quality Grades to NEC's Semiconductor Devices (C11531E)**

- The information in this document is current as of February, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).