

---

# HM62V8128B Series

131,072-word  $\times$  8-bit High Speed CMOS Static RAM

# HITACHI

ADE-203-657B (Z)

Rev. 2.0

Jan. 16, 1997

---

## Description

The Hitachi HM62V8128B is a CMOS static RAM organized 131,072-word  $\times$  8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8  $\mu$ m Hi-CMOS shrink process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 8 mm  $\times$  20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

## Features

- Single 3 V supply
- Fast access time: 120/150 ns (max)
- Power dissipation:
  - Active: 18 mW/MHz (typ)
  - Standby: 3  $\mu$ W (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output. Three state output
- Directly CMOS compatible all inputs and outputs.
- Capability of battery backup operation. 2 chip selection for battery backup

■ 4496203 0034178 440 ■

1

---

## HM62V8128B Series


---

### Ordering Information

Type No.	Access Time	Package
HM62V8128BLFP-12	120 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8128BLFP-15	150 ns	
HM62V8128BLFP-12SL	120 ns	
HM62V8128BLFP-15SL	150 ns	
HM62V8128BLT-12	120 ns	8 mm × 20 mm 32-pin TSOP (normal-bend type) (TFP-32D)
HM62V8128BLT-15	150 ns	
HM62V8128BLT-12SL	120 ns	
HM62V8128BLT-15SL	150 ns	
HM62V8128BLR-12	120 ns	8 mm × 20 mm 32-pin TSOP (reverse-bend type) (TFP-32DR)
HM62V8128BLR-15	150 ns	
HM62V8128BLR-12SL	120 ns	
HM62V8128BLR-15SL	150 ns	

# HM62V8128B Series

## Pin Arrangement




## Pin Description

Pin Name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

HITACHI

# HM62V8128B Series

## Block Diagram



## HM62V8128B Series

### Function Table

WE	CS1	CS2	OE	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
×	H	×	×	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
×	×	L	×	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
H	L	H	H	Output disable	I <sub>CC</sub>	High-Z	—
H	L	H	L	Read	I <sub>CC</sub>	Dout	Read cycle
L	L	H	H	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	L	H	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: ×: H or L

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	-0.5 to +4.6	V
Terminal voltage <sup>*1</sup>	V <sub>T</sub>	-0.5 <sup>*2</sup> to V <sub>CC</sub> + 0.3 <sup>*3</sup>	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to 85	°C

- Notes: 1. Relative to V<sub>SS</sub>  
 2. V<sub>T</sub> min: -3.0 V for pulse half-width ≤ 30 ns  
 3. Maximum voltage is 4.6 V

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	2.7	3.0	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	0.7 × V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V
	V <sub>IL</sub>	-0.3 <sup>*1</sup>	—	0.2 × V <sub>CC</sub>	V

Note: 1. V<sub>IL</sub> min: -3.0 V for pulse half-width ≤ 30 ns

HITACHI

5

■ 4496203 0034182 971 ■

## HM62V8128B Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 2.7 V to 3.6 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions
Input leakage current	I <sub>I</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>O</sub>	—	—	1	μA	CS1 = V <sub>IH</sub> or CS2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> , V <sub>VO</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating power supply current: DC	I <sub>CC</sub>	—	5	10	mA	CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>VO</sub> = 0 mA
Operating power supply current	I <sub>CC1</sub>	—	15	25	mA	Min. cycle, duty = 100%, I <sub>VO</sub> = 0 mA, CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>
	I <sub>CC2</sub>	—	6	10	mA	Cycle time = 1 μs, duty = 100%, I <sub>VO</sub> = 0 mA, CS1 ≤ 0.2 V, CS2 ≥ V <sub>CC</sub> - 0.2 V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> ≤ 0.2 V
Standby power supply current: DC	I <sub>SB</sub>	—	0.5	1	mA	(1) CS1 = V <sub>IH</sub> , CS2 = V <sub>IH</sub> or (2) CS2 = V <sub>IL</sub>
Standby power supply current (1): DC	I <sub>SB1</sub>	—	1 <sup>*2</sup>	70 <sup>*2</sup>	μA	0 V ≤ V <sub>in</sub> (1) 0 V ≤ CS2 ≤ 0.2 V or (2) CS1 ≥ V <sub>CC</sub> - 0.2 V, CS2 ≥ V <sub>CC</sub> - 0.2 V
	I <sub>SB1</sub>	—	1 <sup>*3</sup>	30 <sup>*3</sup>	μA	
Output voltage	V <sub>OL</sub>	—	—	0.2	V	I <sub>OL</sub> = 100 μA
	V <sub>OH</sub>	V <sub>CC</sub> - 0.2	—	—	V	I <sub>OH</sub> = -100 μA

- Notes: 1. Typical values are at V<sub>CC</sub> = 3.0 V, Ta = +25°C and not guaranteed.  
2. This characteristic is guaranteed only for L version.  
3. This characteristic is guaranteed only for L-SL version.

Capacitance (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance <sup>*1</sup>	C <sub>in</sub>	—	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance <sup>*1</sup>	C <sub>VO</sub>	—	—	10	pF	V <sub>VO</sub> = 0 V


- Note: 1. This parameter is sampled and not 100% tested.

## HM62V8128B Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 2.7$  V to  $3.6$  V, unless otherwise noted.)

### Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load (Including scope and jig)



### Read Cycle

Parameter	Symbol	HM62V8128B				Unit	Notes
		-12		-15			
		Min	Max	Min	Max		
Read cycle time	$t_{RC}$	120	—	150	—	ns	
Address access time	$t_{AA}$	—	120	—	150	ns	
Chip selection to output valid	$t_{CO1}$	—	120	—	150	ns	
	$t_{CO2}$	—	120	—	150	ns	
Output enable to output valid	$t_{OE}$	—	60	—	75	ns	
Chip selection to output in low-Z	$t_{LZ1}$	10	—	15	—	ns	2, 3
	$t_{LZ2}$	10	—	15	—	ns	
Output enable to output in low-Z	$t_{OLZ}$	5	—	5	—	ns	2, 3
Chip deselection to output in high-Z	$t_{HZ1}$	0	40	0	45	ns	1, 2, 3
	$t_{HZ2}$	0	40	0	45	ns	
Output disable to output in high-Z	$t_{OHZ}$	0	40	0	45	ns	1, 2, 3
Output hold from address change	$t_{OH}$	10	—	10	—	ns	

HITACHI

7

■ 4496203 0034184 744 ■

## HM62V8128B Series

### Write Cycle

Parameter	Symbol	HM62V8128B				Unit	Notes
		-12		-15			
		Min	Max	Min	Max		
Write cycle time	$t_{WC}$	120	—	150	—	ns	
Chip selection to end of write	$t_{CW}$	85	—	90	—	ns	5
Address setup time	$t_{AS}$	0	—	0	—	ns	6
Address valid to end of write	$t_{AW}$	85	—	90	—	ns	
Write pulse width	$t_{WP}$	65	—	70	—	ns	4, 13
Write recovery time	$t_{WR}$	0	—	0	—	ns	7
Write to output in high-Z	$t_{WHZ}$	0	40	0	45	ns	1, 2, 8
Data to write time overlap	$t_{DW}$	45	—	50	—	ns	
Data hold from write time	$t_{DH}$	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	5	—	5	—	ns	2
Output disable to output in High-Z	$t_{OHZ}$	0	40	0	45	ns	1, 2, 8


- Notes:
- $t_{HZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  - This parameter is sampled and not 100% tested.
  - At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
  - A write occurs during the overlap of a low CS1, a high CS2, and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high, and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low, and WE going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  - $t_{CW}$  is measured from the later of CS1 going low or CS2 going high to the end of write.
  - $t_{AS}$  is measured from the address valid to the beginning of write.
  - $t_{WR}$  is measured from the earliest of CS1 or WE going high or CS2 going low to the end of write cycle.
  - During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  - If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in a high impedance state.
  - Dout is the same phase of the latest written data in this write cycle.
  - Dout is the read data of next address.
  - If CS1 is low and CS2 high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  - In the write cycle with OE low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  

$$t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$$




Timing Waveform

Read Timing Waveform ( $\overline{WE} = V_{IH}$ )




# HM62V8128B Series

Write Timing Waveform (1) ( $\overline{\text{OE}}$  Clock)



Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed)




## HM62V8128B Series

### Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )


Parameter	Symbol	Min	Typ <sup>*4</sup>	Max	Unit	Test conditions <sup>3</sup>
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{in} \geq 0\text{V}$ (1) $0\text{V} \leq \text{CS2} \leq 0.2\text{V}$ or (2) $\text{CS2} \geq V_{CC} - 0.2\text{V}$ $\text{CS1} \geq V_{CC} - 0.2\text{V}$
Data retention current	$I_{CCDR}$ (L version)	—	1	$50^{*1}$	$\mu\text{A}$	$V_{CC} = 3.0\text{V}$ , $V_{in} \geq 0\text{V}$ (1) $0\text{V} \leq \text{CS2} \leq 0.2\text{V}$ or (2) $\text{CS2} \geq V_{CC} - 0.2\text{V}$ , $\text{CS1} \geq V_{CC} - 0.2\text{V}$
	$I_{CCDR}$ (L-SL version)	—	1	$15^{*2}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	5	—	—	ms	

- Notes:
1. This characteristic is guaranteed only for L version,  $20\ \mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .
  2. This characteristic is guaranteed only for L-SL version,  $3\ \mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .
  3. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, and Din buffer. If CS2 controls data retention mode,  $V_{in}$  levels (address, WE, OE, CS1, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be  $\text{CS2} \geq V_{CC} - 0.2\text{V}$  or  $0\text{V} \leq \text{CS2} \leq 0.2\text{V}$ . The other input levels (address, WE, OE, I/O) can be in the high impedance state.
  4. Typical values are at  $V_{CC} = 3.0\text{V}$ ,  $T_a = +25^\circ\text{C}$  and not guaranteed.

Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)



Low  $V_{CC}$  Data Retention Timing Waveform (2) (CS2 Controlled)




# HM62V8128B Series

## Package Dimensions

HM62V8128BLFP Series (FP-32D)


Unit: mm



HM62V8128B Series

HM62V8128BLT Series (TFP-32D)

Unit: mm



HITACHI

4496203 0034192 810

