



**CMOS STATIC RAM**  
256K (64K x 4-BIT)

**PRELIMINARY**  
IDT 61298S  
IDT 61298L

**FEATURES:**

- Fast Output Enable ( $\overline{OE}$ ) pin available for added system flexibility
- High speed (equal access and cycle times)
  - Military: 25/35/45/55/70ns (max.)
  - Commercial: 20/25/35/45/55ns (max.)
- Low power consumption
  - IDT61298S
    - Active: 400mW (typ.)
    - Standby: 400 $\mu$ W (typ.)
  - IDT61298L
    - Active: 350mW (typ.)
    - Standby: 100 $\mu$ W (typ.)
- Battery back-up operation—2V data retention (L version only)
- JEDEC standard pinout
- 28-pin DIP
- Produced with advanced CEMOS™ technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B

**DESCRIPTION:**

T-46-23-10

The IDT61298 is a 262,144-bit high-speed static RAM organized as 64K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

The IDT61298 features two memory control functions: Chip Select ( $\overline{CS}$ ) and Output Enable ( $\overline{OE}$ ). These two functions greatly enhance the IDT61298's overall flexibility in high-speed memory applications.

Access times as fast as 20ns are available with typical power consumption of only 350mW. The IDT61298 offers a reduced power standby mode,  $I_{SA1}$ , which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 100 $\mu$ W when operating from a 2V battery.


All inputs and outputs are TTL-compatible and the device operates from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61298 is packaged in a 28-pin sidebraze or plastic 300mil DIP plus an SOIC, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



**FUNCTIONAL BLOCK DIAGRAM**




CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**


**JANUARY 1989**

**PIN CONFIGURATION**



DIP TOP VIEW

**LOGIC SYMBOL**



T-46-23-10

**PIN NAMES**

A <sub>0</sub> -A <sub>15</sub>	Address Inputs	I/O <sub>1-4</sub>	Data Input/Output
CS	Chip Select	V <sub>cc</sub>	Power
WE	Write Enable	GND	Ground
OE	Output Enable		

7-46-23-10

**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	-	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

**NOTE:**

1. V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**4**

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS	IDT61298S			IDT61298L			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>I1</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	-	10	MIL.	-	5	μA
			COM'L.	-	5		-	2	
I <sub>I0</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL.	-	10	MIL.	-	5	μA
			COM'L.	-	5		-	2	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.	-	-	0.5	-	-	0.5	V
		I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	-	-	0.4	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OL</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	-	-	2.4	-	-	V

**NOTE:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, +25°C ambient.

DC ELECTRICAL CHARACTERISTICS <sup>(1)</sup>  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$

T-46-23-10

SYMBOL	PARAMETER	POWER	FUNCTION	61298S20	61298S25 <sup>(2)</sup>	61298S35	61298S45	61298S55	61298S70	UNIT	
				61298L20	61298L25 <sup>(2)</sup>	61298L35	61298L45	61298L55	61298L70		
				COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.		
$I_{CC1}$	Operating Power Supply Current $\overline{CS} = V_{L}$ Outputs Open, $V_{CC} = \text{Max.}, f = 0^{(3)}$	S	READ	70	60	70	50	60	50	60	mA
			WRITE <sup>(4)</sup>	120	110	120	100	110	100	110	
		L	READ	50	40	50	30	40	30	40	
			WRITE <sup>(4)</sup>	110	100	110	90	100	90	100	
$I_{CC2}$	Dynamic Operating Current $\overline{CS} = V_{L}$ Outputs Open, $V_{CC} = \text{Max.}, f = f_{MAX}^{(3)}$	S	READ	170	160	170	150	160	150	160	mA
			WRITE <sup>(4)</sup>	170	160	170	150	160	150	160	
		L	READ	150	140	150	130	140	130	140	
			WRITE <sup>(4)</sup>	150	140	150	130	140	130	140	
$I_{SB}$	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{H}$ $V_{CC} = \text{Max.}, f = f_{MAX}^{(3)}$ Outputs Open.	S		35	35	35	35	35	35	mA	
		L		20	20	20	20	20	20		
$I_{SB1}$	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$ $V_{CC} = \text{Max.}, f = 0^{(3)}$	S		30	30	35	30	35	30	35	mA
		L		1.5	1.5	4.5	1.5	4.5	1.5	4.5	

NOTES:

1. All values are maximum guaranteed values.
2. Preliminary data for military devices only.
3. At  $f = f_{MAX}$  address and data inputs are cycling at the maximum frequency of read cycles of  $1/t_{RC}$ .  $f = 0$  means no input lines change.
4. Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of read cycles to write cycles is extremely high. When calculating total current consumption, the designer should weight these figures by the percentage of "On" time as well as the anticipated ratio of read to write cycles (usually greater than 90%).

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

T-46-23-10

(L Version Only)  $V_{IH} = V_{CC} - 0.2V$


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. (1)		MAX.		UNIT	
				$V_{CC} @ 2.0V$	$V_{CC} @ 3.0V$	$V_{CC} @ 2.0V$	$V_{CC} @ 3.0V$		
$V_{DR}$	$V_{CC}$ for Data Retention	-	2.0	-	-	-	-	V	
$I_{CCDR}$	Data Retention Current	$\overline{CS} \geq V_{IH}$	MIL.	-	50	75	2000	3000	$\mu A$
			COM'L.	-	50	75	500	750	
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time		0	-	-	-	-	ns	
$t_R^{(3)}$	Operation Recovery Time		$t_{RC}^{(2)}$	-	-	-	-	ns	
$I_{IL}^{(3)}$	Input Leakage Current		-	-	-	2	-	$\mu A$	

NOTES:

- $T_A = +25^\circ C$
- $t_{RC}$  = Read Cycle Time
- This parameter is guaranteed but not tested.

4

LOW  $V_{CC}$  DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load  
(for  $t_{CLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{ow}$  and  $t_{whz}$ )

\* Including scope and jig.

T-46-23-10

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, All Temperature Ranges)


SYMBOL	PARAMETER	61298S20 <sup>(1)</sup> 61298L20 <sup>(1)</sup>		61298S25 <sup>(4)</sup> 61298L25 <sup>(4)</sup>		61298S35 61298L35		61298S45 61298L45		61298S55 61298L55		61298S70 <sup>(2)</sup> 61298L70 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE														
t <sub>RO</sub>	Read Cycle Time	20	—	25	—	35	—	45	—	55	—	70	—	ns
t <sub>AA</sub>	Address Access Time	—	20	—	25	—	35	—	45	—	55	—	70	ns
t <sub>ACS</sub>	Chip Select Access Time	—	20	—	25	—	35	—	45	—	55	—	70	ns
t <sub>CLZ</sub> <sup>(3)</sup>	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	12	—	15	—	25	—	30	—	35	—	45	ns
t <sub>OLZ</sub> <sup>(3)</sup>	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>CHZ</sub> <sup>(3)</sup>	Chip Select to Output in High Z	—	10	—	13	—	15	—	20	—	25	—	30	ns
t <sub>CHZ</sub> <sup>(3)</sup>	Output Disable to Output in High Z	—	10	—	13	—	15	—	15	—	20	—	25	ns
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>PU</sub> <sup>(3)</sup>	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(3)</sup>	Chip Deselect to Power Down Time	—	20	—	25	—	35	—	45	—	55	—	70	ns

NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed but not tested.
4. Preliminary data for military devices only.


T-46-23-10

TIMING WAVEFORM OF READ CYCLE NO. 1 <sup>(1)</sup>




4

TIMING WAVEFORM OF READ CYCLE NO. 2 <sup>(1, 2, 4)</sup>



TIMING WAVEFORM OF READ CYCLE NO. 3 <sup>(1, 3, 4)</sup>



NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

T-46-23-10

AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)

SYMBOL	PARAMETER	61298S20 <sup>(1)</sup> 61298L20 <sup>(1)</sup>		61298S25 <sup>(4)</sup> 61298L25 <sup>(4)</sup>		61298S35 61298L35		61298S45 61298L45		61298S55 61298L55		61298S70 <sup>(2)</sup> 61298L70 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>WRITE CYCLE</b>														
$t_{WC}$	Write Cycle Time	20	-	20	-	30	-	40	-	50	-	60	-	ns
$t_{CW}$	Chip Select to End of Write	20	-	20	-	30	-	40	-	50	-	60	-	ns
$t_{AW}$	Address Valid to End of Write	20	-	20	-	30	-	40	-	50	-	60	-	ns
$t_{AS}$	Address Set-Up Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
$t_{WP}$	Write Pulse Width	20	-	20	-	30	-	40	-	50	-	60	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
$t_{WHZ}^{(3)}$	Write Enable to Output In High Z	-	13	-	13	-	15	-	20	-	25	-	30	ns
$t_{DW}$	Data Valid to End of Write	15	-	15	-	20	-	25	-	30	-	35	-	ns
$t_{DH}$	Data Hold Time	0	-	0	-	0	-	0	-	0	-	0	-	ns
$t_{OZ}^{(3)}$	Output Active from End of Write	5	-	5	-	5	-	5	-	5	-	5	-	ns


NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed but not tested.
4. Preliminary data for military devices only.




TIMING WAVEFORM OF WRITE CYCLE NO. 1, ( $\overline{WE}$  CONTROLLED TIMING) (1, 2, 3, 7)

T-46-23-10



4

TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{CS}$  CONTROLLED TIMING) (1, 2, 3, 5)



NOTES:

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{CW}$  or  $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in the high impedance state.
6. Transition is measured  $\pm 200$  mV from steady state with a 5pF load (including scope and jig).
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WHZ} + t_{DW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

T-46-23-10

TRUTH TABLE

MODE	$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	I/O	POWER
Standby	H	X	X	High Z	Standby
Read	L	H	L	D <sub>OUT</sub>	Active
Write	L	L	X	D <sub>IN</sub>	Active
Read	L	H	H	High Z	Active

CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	11	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	11	pF

NOTE:

1. This parameter is determined by device characterization but is not production tested.

ORDERING INFORMATION

